Worst Case Analysis

CDRL No. 12B Initial Release, Revision Issued November 8, 1993 Earth Sensor Assembly for the Tropical Rainfall Measuring Mission Observatory	N94-24754	Unclas
NASA Contract No. NAS5-32463		
	F03	
Prepared by: EDO Corporation Barnes Engineering Division Shelton, CT 06484	WORST C	INFALL MEASU TORY (Barne) 132 p
Prepared for:	932 ACT	
NASA Goddard Space Flight Center Greenbelt, MD 20771	(NASA-CR-1	ANALTS13. THE TPOPIC MISSION OF

REPORT DO	Form Approved OMB No. 0704-0188		
and maintaining the data needed, and complete information, including suggestions for reducing t 1204, Arlington, VA 22202-4302, and to the Offi	ng and reviewing the collection of information. I this burden, to Washington Headquarters Servi ice of Management and Budget, Paperwork Red	Send comments regarding this burden e see, Directorate for Information Operatio fuction Project (0704-0188), Washingto	ons and Reports, 1215 Jefferson Davis Highway, Suite n, DC 20503.
1. AGENCY USE ONLY (Leave to	November 1993	3. REPORT TYPE A Contractor Repor	ND DATES COVERED t
4. TITLE AND SUBTITLE Worst Case Analysis, CDR	L Item 12B, Initial Release		5. FUNDING NUMBERS
6. AUTHOR(S) Michael P. Conley			NAS5-32463
7. PERFORMING ORGANIZATION Barnes Engineering Compa 88 Long Hill Cross Roads P.O. Box 867 Shelton, CT 06484-0867	8. PERFORMING ORGANIZATION REPORT NUMBER		
9. SPONSORING/MONITORING National Aeronautics and S Washington, D.C. 20546—(10. SPONSORINGMONITORING AGENCY REPORT NUMBER CR-189320		
11. SUPPLEMENTARY NOTES			
12a. DISTRIBUTION/AVAILABILI Unclassified—Unlimited Subject Category 33	ITY STATEMENT		12b. DISTRIBUTION CODE
requirements when subjecte capable of withstanding the design are relatively minor	rifies that the TRMMESA elect	ns. The TRMMESA design f circuit conditions. Chang	n is a proven heritage design and tes made to the baseline DMSP TRMMESA electrical design.
14. SUBJECT TERMS TRMMESA electronic designment	gn		15. NUMBER OF PAGES 131 16. PRICE CODE
17. SECURITY CLASSIFICATION OF REPORT Unclassified	18. SECURITY CLASSIFICATION OF THIS PAGE Linelassified	19. SECURITY CLASSIFICA OF ABSTRACT	TION 20. LIMITATION OF ABSTRACT

TRMMESA WORST CASE ANALYSIS

Purpose:

This worst case analysis verifies that the TRMMESA electronic design is capable of maintaining performance requirements when subjected to worst case circuit conditions.

Method:

Each electrical part in the design was derated to account for the effects due to initial tolerance, temperature, age, and radiation. The net degradation was determined by RSSing the contributions attributed to each degradation term.

The effects of initial tolerance and temperature were determined by consulting component data book specifications. The temperature range assumed for the analysis was -15C to 65C, with exception to the A2 power supply board which is required to start at the low temperature extreme of -25C. The qual temperature range for the TRMMESA design is -15C to 50C; thus the analysis allows for a 15C component temperature rise above the qual ambient. (The qual temperature range might possibly be changed to -15C to 35C. One of the major reasons for this possible spec. change is to allow the ORS loop to maintain the loss to space at a fixed level. The loop is subject to run out of available heater power at the higher temperature extremes.)

The degradation attributed to age was determined by referencing the guidelines used on the DMSP and TIROS programs, which are similar to the TRMMESA requirements. The DMSP and TIROS guidelines are in most cases based on MIL-STD-1547 derating criteria. (As a side note, most of the electrical parts for the TRMMESA design are being transferred from DMSP stock.)

Finally, radiation degradation was determined by once again referencing the guidelines used for the DMSP program. In those few cases for which the DMSP guidelines contained no information on the part in question, radiation degradation was determined by referencing other sources available at Barnes.

The electrical parts in the design are exposed to a maximum radiation level of 1.84KRAD, determined by referencing document CDRL #10B which just considers the radiation shielding provided by the 20mil. aluminum end cover of the unit. As discussed by document CDRL #10B, in actuality, the radiation exposure levels are closer to about .1KRAD.

The design is required to meet a ten times safety margin, which means that the worst case radiation level to be considered is 18.4KRAD. The DMSP radiation derating information for electrical components is all at a minimum level of 50KRAD. Thus, the radiation degradation assumed for the worst case analysis is very conservative and the total RSS

effects due to all of the degradation terms is also in general very conservative since often the radiation term is the most significant contributor.

Appendix A. of this document contains the DMSP guidelines referenced for age and radiation derating as well as the electrical schematics and a system timing diagram of the similar DMSP design.

Summary:

A1 Board:

The +/- 10V regulators located on the A1 board can tolerate worst case circuit conditions and maintain required performance.

The dc offsets at each output stage on the A1 board is at an acceptable limit.

A2 Board:

The A2 power supply is guarenteed to maintain oscillation after start-up.

The start-up of the power supply board is dependent on the gain of the start transistor being sufficient. No radiation degradation information has been found for the start transistor yet. So, until radiation information for the 2N4405 is available, the analysis can not be completed. No problems are anticipated since the circuit has a great deal of safety margin, but information on the 2N4405 is required to complete the power supply analysis.

The primary current drive capability of the power supply is sufficient to support the primary current loading.

The power supply over current limit trip point is appropriately set at 200mA nominal.

The secondary voltage outputs headroom, gain, and tolerance is sufficient to maintain good regulation and drive the required loads.

The worst case in-rush current meets TRMM specifications.

A3 Board:

Locations Q10 and Q12 on the A3 board should be selected for a low initial gate to source threshold voltage in order to ensure that the FET's will operate properly at these two locations.

With exception to the above requirement, the A3 board demod logic, integrator logic, and comparator logic can tolerate worst case circuit conditions and maintain required performance.

The total A3 board A/D conversion error is 36 counts worst case, which is an acceptable worst case delta

A4 Board:

Locations Q1, Q2, and Q11 on the A4 board should be selected for a low initial gate to source threshold voltage to ensure proper operation.

With exception to the above requirements, the ORS servo loop logic and the reference voltage logic is capable of operating over worst case circuit conditions.

The A4 board telemetry meets TRMM specifications.

The ORS servo loop dc offsets are acceptable.

The drive to the ORS heater is sufficient.

The reference run-out voltage circuitry offset and tolerance is acceptable.

A14 Board:

The analysis of the 17V regulator requires radiation degradation information on the 2N5662 transistor in order to verify that the gain is sufficient to drive the primary load. No problems are anticipated, but the analysis requires additional information in order to complete the A14 board calculations.

The A14 board telemetry meets TRMM specifications.

A5 Board:

The line sync and data clock receiver circuitry can tolerate worst case conditions and has sufficient ac and dc hysteresis to ensure proper operation. Further, the circuitry meets the TRMM specifications with regard to redundancy and input logic level requirements.

The data and data ready outputs meet TRMM specifications.

The series/shunt and demod logic has been properly modified to accommodate simultaneous dual channel operation.

The maximum time required to achieve sync. with the space craft line sync is 45 seconds.

In order to complete the A5 board analysis, radiation degradation for the oscillator must be entered into the calculations. No problems are anticipated since once again the design ean has a large safety margin.

A5, A6, and A7 Logic:

The logic and timing for the A5, A6 and A7 boards has not been analyzed in detail. The type of logic used in the design is CMOS CD4000 type. The clock rates of the system are relatively slow, rendering effects such as propagation delay and rise/fall times negligible.

General:

In general the TRMMESA design is a proven heritage design and capable of withstanding the most worst case and adverse of circuit conditions. Changes made to the baseline DMSP design are relatively minor and do not adversely effect the worst case analysis of the TRMMESA electrical design.

A1 BOARD PREAMP

TOPICS TO BE CONSIDERED

- 1. +/- 10V REGULATOR REQUIREMENTS
- 2. DC OFFSETS OF FIRST AND SECOND STAGE
- 3. COMPOSITE FREQUENCY RESPONSE OF THE PREAMP

1. +/- 10V REGULATORS

gain requirements:

The available base drive for both the +10V regulator and the -10V regulator is given by:

$$I_b = I_{p(1N5297)} - I_{z(1N4625)}$$

where

$$I_{p(1N5297)} = \text{spec} - [\text{tol}^2 + \text{temp}^2 + \text{age}^2 + \text{rad}^2]^{1/2}$$

the initial tolerance, temperature, age, and radiation degradations for the 1N5297 are given by:

tol = 10% from the data sheet spec. = .1mA

temp = (-.6%/C)(40C)(1mA) = .24mA where the temp coeff. is the data sheet spec.

$$age = 10\% = .1mA$$

rad = .05mA from the GE DMSP raiation guidelines at 500KRAD

So,

$$I_{p(1N5297)} = 1mA - [.1mA^2 + .24mA^2 + .1mA^2 + .05mA^2]^{1/2} = .7mA$$

The required 1N4625 zener current is .25mA max., since the part is specified at a zener current of .25mA and guarenteeed to break down. In reality, the 1N4000 series zeners will break down at 10uA typical. But we will assume that a worst case current of .25mA is required.

Thus,

$$I_b = .7mA - .25mA = .45mA$$

The available gains for q51 and q52 are given by:

$$h_{FE(q51)} = [(1/h_{FE(pre-rad)} + (d(1/h_{FE(post-rad)}))]^{-1}$$

where

 h_{FF} (pre-rad) = spec.(temp factor)(age factor)

The spec. min. for the dc current gain of the 2N2222A transistor at a curent level of 5mA is 50 minimum. (the loading is +/-5mA w/c)

Over a temperature range of 25C to -55C, the dc gain changes by about 50% by referencing a graph in the data book for the 2N2222A transistor. So, over a qual temperature range of -15C to 50C, the temp factor is approximately given by:

temp factor(
$$2N2222A$$
) = 1 - [($25C + 15C$)/($25C + 50C$)](50%) = .75

The age derating is conservatively estimated to be 15%.

Thus, the pre-rad dc min. gain is (50)(.75)(.85) = 32

The radiation term is determined by referencing the GE supplied radiation degradation data used for the DMSP design. So, at a current level of 5mA, d(1/hFE(post-rad)) = .02 for a 2N2222A transistor at 100KRADS exposure.

Finally, the computed worst case gain is $h_{FE(q51)} = [(1/32) + .02]^{-1} = 20$

By similar fashion, the gain of q52 is given by:

$$h_{FE(a52)} = [(1/100(.70)(.85) + (.03)]^{-1} = 21$$

So, the available current drive for the 10V and -10V regulators is given by:

$$I_{10V} = h_{FE(a51)}I_b = 20(.45mA) = 9mA$$

$$I_{-10V} = h_{FE(q52)}I_b = 21(.45mA) = 9.5mA$$

The max load on the regulators is 5mA; so the gain and base drive are sufficient to drive the load.

headroom:

It should be verified that both of the regulators have sufficient voltage headroom in order to maintain the gain of the transistors.

The headroom for the 10V regulator is given by:

$$V_{hr(q51)} = V_{13}V - 2V_{z(1N4625)} + V_{be(q51)}$$

A reasonable rss calculation for the $2V_{z(1N4625)}$ term is given by:

$$2Vz(1N4625) = 2(typ.) + [2(tol^2 + temp^2 + age^2 + rad^2)]^{1/2}$$

where

$$2V_{z(1N4625)} = 2(5.1V) + [2(.26V)^2 + 2(.06V)^2 + 2(.1V)^2 + 2(.05V)^2]^{1/2} = 10.6V$$

The 13V minimum level is $V_{13V} = 12.1V$

The base to emitter drop of q51 is $V_{be(q51)} = .6V$ min.

So the 10V headroom is $V_{hr(q51)} = 12.1V - 10.6V + .6V = 2.1V$, which is adequate. The data book for this part has some performance graphs which show how the dc gain of the part degrades with applied collector to emitter voltage. The graphs indicate that the gain only degrades about 10% between a collector to emitter voltage of 10V and 1V.

By similarity, the -10V regulator has 2.1V of headroom, which is also adequate.

tolerance:

$$dV_{10V} = d[2V_{z(1N4625)}] - dV_{be(q51)}$$

$$dV_{be(q51)} = (tol^2 + temp^2 + age^2 + rad^2)^{1/2}$$

$$dV_{be(q51)} = [(.2V)^2 + (.1V)^2 + (.1V)^2 + (.1V)^2]^{1/2} = .3V$$

Also, referencing the above calculations, $d(2V_{z(1N4625)}) = .4V$

So the 10V tolerance is 9.5V +/-.7V

2. DC OFFSET OF THE FIRST AND SECOND STAGES

It must be verified that the dc offset at each amplifier output is not excessive or capable of bringing either of the amplifiers into saturation.

The offset at the outpput of the first stage is given by:

$$V_{os(u1)} = [I_{g(os)q1}(R1 + R2) + V_{gs(os)q1}][1 + (R_7/R_8)]$$

where

$$I_{g(os)q1} = spec + [temp^2 + age^2 + rad^2]$$

In the data sheet, the gate offset operating current is not specified. However, the gate operating current is specified and equal to 15pA max at 25C. Assuming the gate operating current doubles for every 10C, at 65C the gate current is $2^4(15pA) = 240pA$. Now, we can conservatively estimate that the gate offset operating current is 25% of the gate operating current or 60pA at 65C and 3.75pA at 25C. Thus, the temperature factor is 60pA - 3.75pA = 56.25pA.

The age derating is 10%(spec at 25C) = .10(3.75pA) = .4pA

The rad derating is 3.3pA which was derived by consulting some of the Barnes in house data.

Thus
$$I_{g(08)g1} = 3.75pA + [(56.25pA^2 + .4pA^2 + 3.3pA^2]^{1/2} = 60pA$$

The gate to source offset voltage of ul is given by:

$$V_{gs(os)u1} = spec + [temp^2 + age^2 + rad^2]^{1/2}$$

where

spec. = 5mV max at 25C

temp = (10uV/C)(40C) = .4mV

age = .10(5mV) = .5mV

rad = 7mV by referencing some Barnes in house data(no GE DMSP guidelines available)

Thus the gate to source offset voltage is 12mV

Finally, the dc offset at the output of u1 is given by:

$$V_{os(u1)} = 104[53M(60pA) + 12mV] = 1.6V$$

Since the max signal voltage at the output of u1 is 50mV and the supplies are +/-8.8V minimum, 1.6V is an acceptable amount of offset. Also, note that the first stage is accoupled to the second stage.

The offset of the second stage is given by:

$$V_{os(u3)} = 100[V_{os(u3)} + 1.1M(I_{b(u3)})]$$

where

$$V_{os(u1)} = .5mV + [.2mV^2 + 1.5mV^2 + .1mV^2]^{1/2} = 2mV$$

(The age derating of 1.5mV and the radiation derating of .1mV were derived by consulting some Barnes in house data since the DMSP program had no information regarding this part.)

Also,

$$I_{b(u1)} = 130pA + [250pA^2 + 60pA^2 + 910pA^2]^{1/2} = 1.1nA$$

So,
$$V_{os(u3)} = 100[2mV + 1.1M(1.1nA)] = 320mV$$


An offset of 320mV is acceptable considering the fact that the max earth signal at the output of the second stage is 5V and the power supplies are +/-12V minimum. Also, as will be discussed later on the A3 board, the demod will eliminate the digitization error associated with preamp offset.

3. COMPOSITE FREQUENCY RESPONSE

Extensive noise analysis regarding the preamp is discussed in document CDRL #22B. The intent of this section is to present the frequency response of the preamp for informatinal purposes only. Figure 1. on the following page illustrates the nominal preamp frequency response.

The rather high bandwidth of the preamp is to insure that the commutation spikes associated with the sampling of the detectors, decays at a reasonably fast rate. The preamp

output is digitized at the A3 board, which operates as a dual slope A/D. The commutation spikes on the preamp signal occur during the hold times of the integrator on the A3 board. Thus, by keeping the time of the spikes to a minimum, the A/D is able to reject the spikes by always being in the hold mode until after the spike has decayed to zero.



A2 POWER SUPPLY

TOPICS TO BE CONSIDERED

- 1. OSCILLATOR START UP
- 2. PRIMARY CURRENT DRIVE CAPABILITY
- 3. OVER CURRENT PROTECTION
- 4. SECONDARY VOLTAGE OUTPUTS (TOLERANCE, HEADROOM, GAIN)
- 5. INPUT FILTER IN RUSH CURRENT
- 6. INPUT CURRENT RIPPLE

1. OSCILLATOR START UP

Note that the power supply is configured as a Royer oscillator, thus once start up is accomplished, the power supply will sustain oscillation at approximately 4khz. Start up is accomplished by turning on either of the two switching transistors (Q2 or Q3).

Thus, just before start up:

$$V_{C(Q1)} = V_{FCR4} + R_4 (V_{B(Q2)}/R_3) + V_{BQ2}$$

$$V_{BO2} = V_{BEO2} + (dV_{BEO2}^2 (TEMP) + dV_{BEO2}^2 (AGE) + dV_{BEO2}^2 (RAD))^{1/2}$$

$$V_{BO2} = 1.1V + ((.1V)^2 + (.11V)^2 + (.14V)^2)^{1/2} = 1.3V$$

$$V_{FCR4} = .8V + ((.1V)^2 + (.08V)^2 + (.1V)^2)^{1/2} = .96V$$

 V_{CO1} =.96V + 2.49K(1.023)(1.3V/.249K(.985)) + 1.3V = 15.8V

Thus, to accomplish start up, a maximum of 15.8V is required at the collector of Q1.

The voltage at the emitter of Q1 is the 17V regulator output voltage. The tolerance on the 17V output is given by:

$$dV_{17V} = 68k(dI_{B(LM108)}) + 8.5(dV_{OS(LM108)}) + .3(dV_{Z(1N4573)})$$

$$dI_{B} = ((TEMP)^{2} + (AGE)^{2} + (RAD)^{2})^{1/2}$$

$$dI_{B} = ((1nA)^{2} + (.2nA)^{2} + (15nA)^{2})^{1/2} = 15nA$$

$$dV_{OS} = ((.25mV)^{2} + (.05mV)^{2} + (1.6mV)^{2})^{1/2} = 1.63mV$$

$$dV_{Z} = ((64uV)^{2} + (.64V)^{2} + (.05V)^{2})^{1/2} = .64V$$

$$dV_{17V} = 1mV + 14mV + .2V = .2V$$

Thus the 17V output is 16.8V min. Therefore, just before start up, the voltage across Q1 is 1V and the current is I_{R3} + I_{P8} . The required gain of Q1 is given by:

$$\begin{split} h_{FEQ1} &= ((I_{R3} + I_{R8})/I_{BQ1}) + 1 \\ I_{BQ1} &= (V_{17V} - V_{BEQ1} - V_{ZCR3})/R_2 \\ V_{ZCR3} &= 10V + ((.5V \text{ tol.})^2 + (.08V)^2 + (.2V)^2 + (.1V)^2)^{1/2} \\ V_{ZCR3} &= 10.6V \\ I_{BQ1} &= (16.8V - .8V - 10.6V)/(1.023)(12.4K) = .43mA \\ h_{FEO1}(\text{req'd}) &= (2(1.3V)/(.985)(.249K))/.43mA) + 1 = 26 \end{split}$$

at 1V,11mA.

Next, we must verify that the gain of Q1 is sufficient:

$$h_{FE}$$
 (available) = $(1/h_{FE} (pre-rad) + d(1/h_{FE} (post-rad)))^{-1}$
 $h_{FE} (pre-rad) = (spec limit) (temp factor) (age factor)$
 $h_{FE} (pre-rad) = 100(.7)(.85) = 60$

Therefore, we require

$$d(1/hFE(post-rad)) = (1/26) - (1/60) = .023$$

I have not been able to find radiation information on the 2N4405, so this requirement must be revisited at a later date.

After start up is accomlished, it must be verified that the start transistor(O1) is shut off.

Q1 is shut off after self sustained oscillation is achieved. Capacitor C1 charges up and shuts Q1 off by feeding a voltage to the cathode of CR6.

Thus,

$$V_{KCR6} = V_{17V} + (V_{17V} - V_{CE(SAT)O2} - V_{R6} - V_{CR6})$$

 $V_{17V} = 16.8V$ by an earlier result

$$V_{CE(SAT)O2} = .2V + ((.1V)^2 + (.03V)^2 + (.03V)^2)^{1/2} = .3V$$

 $V_{FCR6} = .96V$ by an earlier result

$$V_{R6} = 110 \text{mA} (4.990 \text{HM}) (1.015) = .56 \text{V}$$

$$V_{KCR6} = 16.8V + (16.8V - .3V - .56V - .96V) = 31.8V$$

So, assuming Q1 and CR1 are off

$$V_{BQ1} = V_{ZCR3} + R_2 ((V_{KCR6} - V_{ZCR2} - V_{ZCR3})/(R_1 + R_2))$$

$$V_{ZCR3} = (spec.) + (tol^2 + temp^2 + age^2 + rad^2)^{1/2}$$

$$V_{ZCR3} = 10.0V - ((.5V)^2 + (.1V)^2 + (.2V)^2 + (.02V)^2)^{1/2}$$

$$V_{ZCR3} = 9.4V$$

$$V_{ZCR2} = 13V + ((.65V)^2 + (.1V)^2 + (.26V)^2 + (.02V)^2)^{1/2}$$

$$V_{ZCR2} = 13.7V$$

$$R2/(R1 + R2) = .985(12.4K)/(1.65k(1.015) + .985(12.4K)) = .88$$

$$V_{BQ1} = 8.9V(1 - .88) + (31.8V - 13.7V)(.88) = 17.0V$$

 $V_{EBQ1} = 16.8V - 17.0V = -.2V$ Thus Q1 is turned off after start up.

2. PRIMARY CURRENT DRIVE CAPABILITY

$$\begin{split} &I_{BQ2} = (V_{2-1} - V_{BEQ2} - V_{R6})/R_3 \\ &V_{2-1} = (19T/90T) (16.8V - .56V - .4V) = 3.34V \\ &V_{BEQ2} = 1.1V + ((.1V)^2 + (.05V)^2 + (.14V)^2)^{1/2} = 1.28V \\ &V_{R6} = 4.99 (1.015) (110mA) = .56V \\ &I_{BQ2} = (3.34V - 1.28V - .56V)/.249k (1.015) = 5.9mA \\ &I_{CQ2} = (h_{FEQ2} + 1)I_{BQ2} \text{ or } h_{FEQ2} (\text{req'd}) = (I_{CQ2}/I_{BQ2}) - 1 \\ &h_{FEQ2} (\text{pre-rad}) = 90 (.7) (.85) = 54 \\ &d(1/h_{FEQ2} (\text{post-rad})) = .008 \end{split}$$

$$h_{FEQ2}$$
 (derated) = ((1/54) + .008))-1 = 38

$$h_{FEQ2}(req'd) = (110mA/5.9mA) - 1 = 18$$

Thus, under worst case primary current loading, the required gain of Q2 and Q3 is 18 and the available worst case gain is 38. Therefore, the base drive to both of the primary switching transistors is adequate.

3. OVERLOAD PROTECTION

The 17V regulator located on the A14 board is designed to fold back at an oveload current determined by A14- $\rm R8\,, R9\,, V_{\rm BEO4}$

Assuming the primary current evenly splits between R8 and R9, the over current limit is set by the equation below:

$$I_{pri}$$
 (OL) = $2V_{BEQ4}$ (cut-in)/R8

$$V_{\rm BEQ4} ({\rm cut-in}) = .7V \ {\rm w/c}$$
, .5V typ.
 $R8 = 4.99 \ {\rm OHM} \ {\rm typ.}$, .985(4.99 OHM) w/c

Thus the nominal overload current trip point is set at 200mA and the w/c limit is 285mA.

Since the primary swithing transistors are rated for 1A and the primary transformer windings are 32awg rated at approximately 140mA (assuming 500 cir mils per amp), the current limit trip point is appropriately set with the assumption that the two primary windings of the transformer conduct in alternate half cycles.

4. SECONDARY OUTPUT VOLTAGES

Tolerance:

$$\begin{array}{l} \pm 13V \colon V_{13V} = V_{ZCR12} - V_{BEQ5} - V_{R12} \\ dV_{ZCR12} = -(\text{tol}^2 + \text{temp}^2 + \text{age}^2 + \text{rad}^2)^{1/2} \\ dV_{ZCR12} = -((.7V)^2 + (.1V)^2 + (.3V)^2 + (.02V)^2))^{1/2} \\ dV_{ZCR12} = +/- .8V \\ dV_{BEQ5} = .2V \\ dV_{R12} = .1V \\ V_{13V} = 14V - .7V - .1V = 13.2V \text{ typ.} \\ V_{13V} = (14.0V - .8V) - (.7V + .2V) - (.1V + .1V) = 12.1V \text{ min} \\ V_{13V} = 14.8V - .5V - 0V = 14.3V \text{ max.} \\ \pm 12V \colon V_{12V} = (70T/90T)V_{\text{pri}} - V_{\text{FCR26}} - I_{\text{HTR}}R_{19} \\ V_{\text{pri}} = 16.8V - .3V - .56V = 16V \text{ min} \\ V_{\text{FCR6}} = .96V \text{ max} \\ I_{\text{HTR}} = 10V/3000 \text{HM} = 33\text{mA} \text{ max} \end{array}$$

$$R_{19} = 10(1.015) = 10.2$$
 OHM max.

$$V_{12V} = 11.2V \text{ min.}$$

$$-16V$$
: $V_{-16V} = -((94T/90T)V_{pri} - VF_{CR14})$

$$V_{pri} = 16.5V + .3V, -.5V$$

$$V_{FCR14} = 1V \max$$

$$V_{-16V} = -16.5V$$
 typ., -15.7V min, -17.0V max.

$$\pm 5V$$
: $V_{5V} = V_{ref02}$

$$dV_{ref02} = (15mV^2 + 8mV^2 + 10mV^2 + 10mV^2)^{1/2} = +/- 22mV$$

Summary:

$$V_{13V} = 13.2V +/- 1.1V$$

$$V_{-13V} = -13.2V +/- 1.1V$$

$$V_{12V} = 11.2V \min$$

$$V_{-16V} = -16.5V - .5V, + .8V$$

$$V_{5V} = 5V +/- 22mV$$

Headroom:

$$+13V$$
: $V_{ECQ4} = (94T/90T)V_{pri} - V_{FCR16} - V_{R9+R10} - V_{+13V}$

$$V_{ECQ4} = (94T/90T)16V - 1V - .3V - 14.3V = 1.1V$$

$$+5V$$
: $V_H = V_{12V} - V_{5V} = 11.2V - 5.02V = 6.2V$

-13V: By similarity, the -13V headroom is 1.1V

The 5V headroom is more than sufficient for good regulaton. The +/- 13V headroom is also adequate since the +/- 13 V

regulators are configured as a darlington pair requiring only 1 volt of headroom to maintain good regulation.

+/- 13V Regulator gain requirements:

For this analysis:

$$I_{p1N5290} = .47mA - (.047mA^2 + .094mA^2 + .047mA^2 + .023mA^2)^{1/2}$$

$$I_{p1N5290} = .35mA$$

$$I_{R} = .35mA - .25mA = .10mA$$


$$h_{FE2N4236} = ((1/60(.75)(.85)) + .01))^{-1} = 29$$

$$h_{FE2N4239} = ((1/30(.70)(.85)) + .005))^{-1} = 17$$

 $h_{\rm FE2N4236}(h_{\rm FE2N4239})\,I_{\rm B}=29\,(17)\,(.10{\rm mA})=49{\rm mA}$ which is adequate since the loading is 35mA max. Thus the base drive to the +/- 13V regulators is adequate.

5. IN RUSH CURRENT

PSPICE was used to simulate the expected worst case in-rush current. It is assumed that primary return is tied to chassis at the spacecraft. The circuit used to simulate the in-rush current is shown below:



Worst case component values are:

$$CS1 = 700pF$$

$$L1 = 178uH$$

C1 = C2 = 1.34 uF

R1 = 4.93 OHM

C3 = 25uF

RL = 214 OHM

RS = .06 OHM

RSER = 125 ohm


LS = 2uH


Figure 1. illustrates the predicted worst case in-rush current, note that the current is within TRMM 733-043 specifications.


Figure 2 illustrates the bread board measued in rush current.

6. INPUT CURRENT RIPPLE

The input current ripple was measured from the breadboard, rather than calculated. Reference the scope picture below:










FIGURE 2

A3 A/D CONVERSION BOARD

TOPICS TO BE CONSIDERED

- 1. DEMOD STAGE
 - A. DEMOD REJECTION CAPABILITIES AND CHARACTERISTICS
 - B. A/D CONVERSION ERROR RELATED TO DEMOD OFFSETS
 - C. DEMOD LOGIC REQUIREMENTS
- 2. INTEGRATOR STAGE
 - A. INTEGRATOR LOGIC REQUIREMENTS
 - B. A/D CONVERSION ERROR RELATED TO INTEGRATOR OFFSETS
 - C. A/D CONVERSION ERROR RELATED TO FINITE OPEN LOOP GAIN AND BANDWIDTH
- 3. COMPARATOR STAGE
 - A. COMPARATOR LOGIC REQUIREMENTS
 - B. A/D CONVERSION ERROR RELATED TO COMPARATOR OFFSETS
- 4. SYSTEM CONSIDERATIONS
 - A. PITCH/ROLL ERROR ASSOCIATED WITH A/D CONVERSION ERROR

1. **DEMOD STAGE**

A. <u>DEMOD REJECTION CAPABILITIES AND CHARACTERISTICS</u>

The A/D convertor is seperated into three major blocks. The first block is the demod stage which is followed by an integrator stage and a comparator stage, The integrator and comparator are configured as a standard dual slope A/D convertor.

The demod's purpose is to eliminate pre-amp de offset, reject noise outside of the pass band of the system, and reject any signal which varies in a linear fashion with respect to time. The demod is able to accomplish its rejection characteristics by swithing between a gain of 1 and -1/2. The pre-amp signal, which precedes the demod, is a series of twelve detector signals interlaced with a ground sample between each detector sample at an ac chop rate of 25hz. The demod's gain is 1 during the detector signal sample and -1/2 during the ground sample.

DC REJECTION

To illustrate how the demod rejects pre-amp dc offset in the A/D conversion scheme, consider the following analysis:

The pre-amp input to the demod is given by the equations below:

$$V_{pre} = V_{pre(os)}$$
 for $0 < t < T$ (during the ground look, only pre-amp dc offset is present)

$$V_{pre} = V_{pre(os)} + V_{det}$$
 for $T < t < 2T$ (during the detector look, there is signal + offset)

$$V_{pre} = V_{pre(os)}$$
 for $2T \le t \le 3T$ (only dc offset is present at the second ground sample)

The above equations represent the A/D conversion sequence of a single detector field. T is the sampling time constant equal to 15m-sec.

The demod output, neglecting for now the fixed electronic offset, is given by:

$$V_{dem} = -.5*V_{pre(os)} \qquad 0 < t < T$$

$$V_{dem} = V_{pre(os)} + V_{det}$$
 $T < t < 2T$

$$V_{\text{dem}} = -.5*V_{\text{pre(os)}} \qquad 2T < t < 3T$$

The above equations represent the input to the integrator, at the end of the third integration cycle the output of the integrator is given by:

$$V_{\text{INT}} = (-1/T)\begin{bmatrix} \frac{1}{2} \int_{0}^{T} V_{\text{preces}} dt + \int_{0}^{2T} (v_{\text{preces}} + V_{\text{det}}) dt - \frac{1}{2} \int_{0}^{2T} V_{\text{preces}} dt \end{bmatrix}$$

$$V_{\text{INT}} = (-1/T)\begin{bmatrix} \frac{1}{2} V_{\text{preces}} + T(V_{\text{preces}} + V_{\text{oke}}) - \frac{1}{2} V_{\text{preces}} \end{bmatrix} = -V_{\text{det}}$$

Note that the preamp offset term present on both the ground sample and the detector sample is rejected since the output of the integrator at t = 3T is simply $-V_{det}$.

What makes the dc rejection imperfect is the fact that the demod gains are not precisely -.5 and 1. Initial tolerances in the demod gains can be accounted for and calibrated out of the system, but changes in the demod gains due to other effects will result in A/D conversion

error. The delta de A/D conversion error associated with preamp offset and demod gain drift is given by:

$$dV_{dem(os)} = (1-(2R_{7A}/R_{7B}))dV_{pre(os)}$$

$$R_{7A} = 15K(1 - (3PPM/C)(40C) - .001)$$

$$R_{7R} = 30K(1 + (3PPM/C)(40C) + .001)$$

$$V_{dem(os)} = .002(dV_{pre(os)})$$

 $dV_{pre(os)} = 256mV$ by an earlier calculation on the A1 board.

$$dV_{dem(os)} = .002(256mV) = .5mV.$$

.5mV(1count/.31mV) = 1.6 counts.

So the worst case A/D conversion error attributed to preamp offset is 1.6 counts.

FREOUENCY REJECTION CAPABILITIES OF THE DEMOD

In addition to the demod's ability to reject dc, the demod is also able to reject many other frequencies which are common to the ground reference and detector sample.


As a point of interest, the relative rejection of the demod can be plotted as a function of frequency.

For this analysis, we will assume that the input to the demod is a 1 volt amplitude cosine function given by Vpre = cos(2(pi)ft).

At the end of the third integration cycle of the integrator, the output of the integrator is given by:

where T = 15m-sec

The above equation can be plotted as a funtion of frequency, to gauge the relative rejection of the demod as a funtion of frequency. (Reference figure 1).



Note that the frequencies in the neighborhood of the 25hz detector sampling ac chop frequency will introduce the greatest A/D conversion error.

Also, another interesting rejection characteristic of the demod is the demod's ability to reject any signal which varies linearly with time. Thus, the demod does a fairly good job of rejecting a slow eponential decay in so far as a slow exponential approximates a linear decay.

B. A/D CONVERSION ERROR RELATED TO DEMOD OFFSETS

Offset votages and currents, as well as bias and leakage currents associated with the circuitry surrounding the demod will contribute to A/D converion error. During the sampling of the detector, the dc offset at the output of the demod is given by:

$$V_{dem(d)} = (1 + (R_{7A}/R_{7B}))V_{os(u1)} + R_{7A}(I_{os(u1)} - I_{d(off)q3})$$

During each of the two ground samples, the offset at the output of the demod is given by:

$$V_{\text{dem(g)}} = [1 + (R_{7A}/R_{7B})][R_{47}/(R_{47} + R_{48})]V_{\text{Zcr15}} + R_{7A}[I_{\text{os(u1)}} + I_{\text{d(off)q1}}] + [1 + (R_{7A}/R_{7B})V_{\text{os(u1)}}]$$

The total offset at the output of the integrator at the end of the third integration cycle is given by:

$$V_{TOT} = V_{dem(d)} + 2V_{dem(g)}$$

This follows because during the A/D conversion sequence of a single field, the detector is integrated once for T = 15m-sec, and the ground reference is integrated in two separate 15m-sec integration periods. Also, note that the integrator time constant is 15m-sec.

Thus, the total A/D dc offset at the output of the integrator just before runout, attributed to the demod's offset is given by:

$$V_{TOT} = 2[1 + (R_{7A}/R_{7B})][R_{47}/(R_{47} + R_{48})]V_{Zcr15}$$

$$+ 3[1 + (R_{7A}/R_{7B})][V_{os(u1)}] + 3 R_{7A}(I_{os(u1)})$$

$$- 2R_{7A}I_{d(off)q1} - R_{7A}I_{d(off)q3}$$

The first term in the above expression represents the intentional fixed electronic offset of the electronics. The nominal value of the fixed electronic offset is given by:

$$V_{ETO} = 2(3/2)(1/101)(8.4V)(1count/.31mV) = 805 counts.$$

The remaining terms in the total integrator offset contribute to A/D conversion error, by introducing additional counts to every detector field digital output. However, only changes in the A/D conversion error should be considered since initial tolerances can be calibrated out of the system.

Therefore, the delta total offset at the output of the integrator is given by:

$$dV_{TOT} = .03dV_{Zcr15} + 4.5dV_{os(u1)} + 45K(dI_{os(u1)}) - 30K(dI_{d(off)q1})$$
$$-15K(dI_{d(off)q3})$$

$$dV_{Zcr15} = (temp^{2} + age^{2} + rad^{2})^{1/2}$$

$$dV_{Zcr15} = [40C(.0001)(8.4V)^{2} + (.005(8.4V))^{2} + (.18V)^{2}]^{1/2} = .2V$$

$$dV_{os(u1)} = [(40C(5uV/C))^{2} + (.05mV)^{2} + (1.6mV)^{2}]^{1/2} = 1.6mV$$

$$dI_{os(u1)} = [(40C(2.5pA/C)^{2} + (20pA)^{2} + (1.9nA)^{2}]^{1/2} = 1.9nA$$

$$dI_{d(off)q1} = dI_{d(off)q3} = [(3750pA)^{2} + (25pA)^{2} + (2152pA)^{2}]^{1/2} = 4.3nA$$

$$dV_{TOT}(RSS) = [(6mV)^{2} + (7.2mV)^{2} + (.09mV)^{2} + (.14mV)^{2} + (.07mV)^{2}]^{1/2} = 9.4mV$$

Thus, the total A/D conversion error attributed to demod offsets is 9.4 mV(1 count/.31 mV) = 30 counts.

C. DEMOD SWITCHING REQUIREMENTS

The gain of the demod is selected by two mutually exclusive swithes(q1 and q3). The switches are controlled by the DEMOD DET command, which switches between a high logic level of 0V and a low logic level of -13V. It must be verified that under worst case conditions, q1 and q3 can be turned on or off.

Thus, if q3 is off:

$$V_{g(q3)} = V_{IL} + 264K(I_{gss(q3)})$$

$$V_{IL} = V_{-13V(min)} + 50mV = -12.1 + .05 = -12.05mV$$

$$I_{gss(q3)} = 2^{(40C/10C)}(.25nA) + .025nA + .32nA = 4.3nA$$

$$V_{g(q3)} = -12.05V + 264K(4.3nA) = -12.05V$$

$$V_{s(q3)} = (1K/101K)(8.4V) = 80mV$$

$$V_{gs(q3)} = V_{g(q3)} - V_{s(q3)} = -12.05V + .08V = -11.97V$$

The gate to scource threshold voltage is given by:

$$V_{gs(th)q3} = spec - (temp^2 + age^2 + rad^2)^{1/2}$$

$$V_{gs(th)g3} = -3V - ((.2V)^2 + (.3V)^2 + (.3V)^2)^{1/2} = -3.5V$$

Therefore, the gate to scouce voltage is sufficient to turn q3 off.

Q3 is turned on when the gate to scource voltage is between 0V and -500mV. To conservatively insure that q3 can be turned on, the gate to source voltage should not exceed -200mV in the negative direction. Since the logic which drives q3 is CMOS, the high level voltage will be within 50mV of the 0V input rail. So, the gate to source voltage across q3 in the on state is -50mV -80mV = -130mV. Thus, q3 can be turned on under worst case conditions.

Q1 is turneed on or off by the state of q2. If q2 is on(i.e. q1 is off) the available base drive to q2 is given by:

$$I_{b(q2)} = [(V_{in} - V_{be(q2)} - V_{-13V})/R_1] - (V_{be(q2)}/R_2)$$

$$V_{in} = -50 \text{mV}$$

$$V_{be(q2)} = .8V + ((.07V)^2 + (.08V)^2 + (.01V)^2)^{1/2} = .9V$$

$$V_{-13V} = -12.1V$$

$$I_{b(q2)} = [(-.05V - .9V + 12.1V)/69.6K] - (.9V/9.77K) = 68uA$$

$$h_{FE(q2)} = [(1/35(.75)(.85) + .063)]^{-1} = 9.3$$

 $I_{C(q2)} = 9.3(68uA) = .63mA$, but $I_{C(q2)}$ max is 25V/120K = .21mA. So, q2 is in saturation.

$$V_{ce(sat)q2} = .3V + ((.02V)^2 + (.04V)^2 + (.01V)^2)^{1/2} = .34V$$

$$V_{g(q1)} = V_{c(q2)} = V_{-13V} + V_{ce(sat)q2} = -12.1V + .34V = -11.8V$$

Vs(q1) = -5V worst case, for a maximum preamp signal output.

 $V_{gs(q1)}$ = -11.8V + 5V = -6.8V, which is more than adequate since q1's threshold voltage is -3.5V.

Q1 is turned on when q2 is off. For this case, collector to emitter cut-off current(I_{cex}) will flow through R3. The spec limit for Icex is approximately 3.8uA at 60V, 65C. At 25V, the cut-off current will be approximately (25V/60V)3.8uA = 1.6uA. Thus, the voltage drop across R3 is $V_{R3} = 120K(1.6uA) = 192mV = V_{gs(q1)}$, which above the threshold of -500mV. Therefore, q1 will not be unintentionally biased on when q2 is off.

2. INTEGRATOR STAGE

A. INTEGRATOR LOGIC REQUIREMENTS

The input to the integrator is controlled by three switches which control the integration time, run out time, and overange function. The circuitry for the three switches is identical, so only the switch composed of q8 and q9 will be analyzed.

Q8 is shut off by turning q9 on; the available base drive to q9 is 68uA worst case. Also, the gain of q9 at a collector current of 1mA is given by:

$$h_{FE(q9)} = [1/h_{FE}(pre-rad) + d(1/h_{FE}(post rad))]^{-1}$$

$$^{\text{h}}\text{FE}(q9) = [1/50(.8)(.85) + .02]^{-1} = 20$$

$$I_{C(q9)max} = 1mA + [(.1mA)^2 + (0mA)^2 + (.1mA)^2 + (.05mA)^2]^{1/2} = 1.15mA$$

 $h_{FE(q9)} I_{b(q9)} = 20(68uA) = 1.4mA > 1.15mA$, so q9 is in saturation.

Thus,
$$V_{c(q^9)} = -12.1V + .34V = -11.8V = V_{g(q^8)}$$

Also,
$$V_{gs(th)q8} = -3V - [(.1V)^2 + (.3V)^2 + (.3V)^2]^{1/2} = -3.4V$$

The worst case input to the source of any of the three switches preceding the integrator is $V_s = -7.5 \text{V}$. Thus $V_{gs} = -11.8 \text{V} + 7.5 \text{V} = -4.3$ which is adequate to turn off q8. Thus, by similarity. all three of the switches preceding the integrator can function under worst case conditions.

B. A/D CONVERSION ERROR RELATED TO INTEGRATOR OFFSETS

Offset voltages, and leakage currents during the integrate and hold times of the integrator will contribute to A/D conversion error. Initial tolerances can be accounted for and calibrated out of the system, but changes in offsets and leakage currents will contribute to A/D conversion error. The delta A/D conversion error (in counts) due to these effects is given by:

$$dN = (3T/V_{run})f_{a/d}[(R_{15} - R_{16})dI_{b(u2)} + dV_{os(u2)} + R_{15}(dI_{d(off)q4}]$$

$$+ (3R_{15}t_{h}f_{a/d}/V_{run})[dI_{b(u2)} + dI_{d(off)q4} + dI_{d(off)q6} + dI_{d(off)q8}]$$

Where

 $f_{a/d}$ = the A/D conversion frequency = 1.59Mhz

T =the period of one of the three integrate times = 15msec

t_h = the period of one of the three hold times following each integration period = 5msec

 V_{run} = the reference run-out voltage = 7.42V

dI_b = the LM108A delta bias current = 15nA (reference the A2 board calculations)

 dV_{os} = the LM108A delta offset voltage = 1.6mV (reference the A2 board calculatins)

dI_{d(off)} = the 2N4393 switch leakage current

$$dI_{d(off)2N4393} = (temp^2 + age^2 + rad^2)^{1/2} = (1.6nA^2 + .02nA^2 + 1.2nA^2)^{1/2} = 2nA$$


$$R15 = 1.023(100k) = 102K$$
, $R16 = 1.023(178K) = 182K$

$$dN(rss) = [11.6^{2} + 15.4^{2} + 1.9^{2} + 5^{2} + .7^{2} + .7^{2} + .7^{2}]^{1/2} = 20 counts$$

B. A/D CONVERSION ERROR RELATED TO FINITE GAIN AND BW

Since the integrator is not ideal, changes in open loop gain and bandwidth will contribute to delta A/D conversion error.

PSPICE was used to analyze the effects of finite gain and bankdwidth. The circuit model used to evaluate this problem is shown below:



Note that the LM108A open loop frequency response was approximated by a single break. To evaluate the digitization error of the integrator, a maximum signal input of 5V was applied at node five for a 15msec integration period after which, the runout voltage was applied until the resultant integrator output ran out to 0V. The open loop gain and unity gain bandwidth product of the integrator were varied to evaluate the change in A/D counts. The results of the simulation are tabulated below:

V in	A _{OL}	f 0-db	R _b C _b	t o	$N = (t_0 - 15 \text{msec})/.63 \text{usec/count}$
-5V F.S.	infinity	infinity	Osec	25.1129msec	16,052.2counts
-5V F.S.	110db	650Khz	.078sec	25.113105msec	16,052.5counts
-5V F.S.	95db	520Khz	.017sec	25.11302msec	16,052.4counts

The first line in the above table represents the case for an ideal opamp. The second line represents the case for a typical LM108A opamp. Finally, the third line represents the case for a degraded LM108A opamp due to the effects of temperature, age, and radiation. The degraded parameter calculations are given below:

$$dA_{OL} = (10db^2 + 11db^2 + 4db^2)^{1/2} = 15db$$
 So, $A_{OL} = 110db - 15db = 95db$.

 df_{0-db} = estimate 20% worst case

Note that the full scale output counts do not vary significantley from each of the three cases run. Thus, the effects of finite gain and bandwidth are neglible.

3. COMPARATOR STAGE

A. COMPARATOR LOGIC REQUIREMENTS

Switches q10 and q12 alternate which of two integrator outputs is selected to go to the comparator, The switches are identical, so only one needs to be analyzed. Q10 is driven by the state of q11. So, the available base drive to q11 is given by:

$$I_{b(q11)} = [(V_{IH} - V_{z(cr6)} - V_{be(q11)} - V_{-16V})/R_{21}] - (V_{be(q11)}/R_{22})$$

$$I_{b(q11)} = [(-.05V - 10.8V - 1V + 15.7V)/36K)] - (1V/24K) = 65uA$$

$$h_{FE(q11)} = [(1/225(.60)(.85) + .002]^{-1} = 93$$

Since q11's max collector current is 300uA, q11 is saturated when the base drive is applied.

Thus, the voltage at the collector of q11 is given by:

$$V_{c(q11)} = V_{g(q10)} = V_{-16V} + V_{ce(sat)q11} = -15.7V + .34V = -15.36V$$

The worst case voltage at the source of q10, occurs when the sun interupts the field of view of a detector. For this case, it is conceivable that the voltage at the source of q10 comes close to within 1 volt of the -13V rail, or as high as -14.3V + 1V = -13.3V. Thus the gate to source voltage across q10 would be -15.36V + 13.3V = -2.06V worst case. This is not sufficient to keep the FET off, I suggest selecting the FET's at locations q10 and q12 for a tighter initial tolerance on the gate to source cut-off voltage. The FET's at these two locations on the A3 board, should be selected for a cut-off voltage which falls between -1.5V to -2.0V.

B. A/D CONVERSION ERROR ATTRIBUTED TO COMPARATOR OFFSETS

Shifts in the comparator threshold voltage will introduce A/D conversion error. The error is given by:

$$dN_{comp} = dV_{os(u3)}[1count/.31mV]$$

$$\begin{split} dV_{os(u3)} &= 12 K (dI_{os(lm111)}) + dV_{os(lm111)} \\ dI_{os(lm111)} &= [temp^2 + age^2 + rad^2]^{1/2} = [5nA^2 + 1nA^2 + 1.2nA^2]^{1/2} = 15.2nA \\ dV_{os(lm111)} &= [temp^2 + age^2 + rad^2]^{1/2} = [1.0mV^2 + .3mV^2 + .5mV^2]^{1/2} = 1.4mV \\ dN_{comp} &= [12 K (15.2nA) + 1.4mV] \ (1count/.31mV) = 4.5counts \end{split}$$

4. SYSTEM CONSIDERATIONS

The total A3 board rss A/D conversion error attributed to preamp offset, demod offset, integrator offset, and comparator offset is given by:

$$dN_{A3} = [1.6^2 + 30^2 + 20^2 + 4.5^2]^{1/2} = 36counts$$

The question now is can 36counts of A/D conversion error be tolerated? To answer this question, we must take a look at the equations which determine pitch and roll. The equation for 2 field pitch or roll is given by:

$$P_{2-field} = (.707)[X1 - X2]$$

where X1 and X2 are the two horizon depression angles given by:

$$X1 = 2\{[(A1-C) - K_{sa1}(S1-C)]/[(A1-C) - K_{sa1}(S1-C) + (B1-C) - K_{sb1}(S1-C)]\}$$

$$\label{eq:continuous} \text{X2} = 2\{[(\text{A2-C}) - \text{K}_{\text{sa2}}(\text{S2 - C})]/[(\text{A2 - C}) - \text{K}_{\text{sa2}}(\text{S2-C}) + (\text{B2-C}) - \text{K}_{\text{sb2}}(\text{S2-C})]\}$$

The A, B and S terms are the raw outputs from the earh sensor. C is the fixed electronic offset equal to 800counts nominal. The K terms are factors used to calibrate the system.

We shall only consider the pitch error at null attributed to 36counts of digitization error.

For an altitude of 350km nominal and at a pitch of 0degrees, the nominal raw data from the unit assuming a normalized detector height of 1deg. is approximately as follows:

$$A1 = 2000 counts = A2$$

$$B1 = 5600 counts = B2$$

$$S1 = 400$$
counts = $S2$

Now, the A3 board A/D conversion error will be common to every detector field since every field is digitized at the A3 board. Thus, 36counts digitization error will be added to every field. If the K terms in the depression angle calculation were all equall to their nominal value of 1.0, the depression angle would not change since the 36counts will cancell when factored out of both the numerator and denominator. However, the K terms will in reality vary by approximately +/-10%.

Thus, the worst case condition for the K values are
$$K_{sb1} = .9$$
, $K_{sa1} = 1.1$, $K_{sb2} = 1.1$, $K_{sa2} = .9$.

Given these conditions, along with the fact that 36counts A/D conversion error is added to every field, the two field pitch at null is calculated below:

$$X1 = 2\{[(2000 + 36 - 800) - 1.1(400 + 36 - 800)]/[(1636.4 + 5163.6)]\} = .48129$$
deg.
 $X2 = 2[1596/1596 + 5236.4] = .46719$ deg.
So P_{2-field} = .707(.48129 - .46719) = .01degrees at null.

Thus the worst case error attributed to adding 36counts to every detector field is approximately .01degrees at null, which is reasonable. Keep in mind that these calculations are very rough and just intended to give a ball park figure of what effects A/D conversion error might have on system performance.

A4 ORS/REF/TLM BOARD

TOPICS TO BE CONSIDERED

- 1. ORS and Temperature Telemetry
- 2. Reference Voltage Circuitry
 - A. Switching Level Requirements
 - B. Reference Voltage Tolerance
- 3. ORS Servo Loop
 - A. Switching Logic Requirements
 - B. Loop Offsets/S field control variability
 - C. Peak Detector Errors
 - D. Heater Drive Capability

1. ORS and Temperature Telemetry

The telemetry specifications require that all of the spacecraft telemetry is redundant, capable of sustaining shorts to +/-15V or ground without any degradation to the redundant output, and buffered sufficiently to restrict the maximum output voltage to between -1V and 10V.

ORS Telemetry

The ors telemetry provides information on the level of the drive voltage to the heater, which is a funtion of the S field control set point, the heat lost too space, the gain from the heater to the S field detector, the gain from the detector to the preamp output, and most importantley, the flange temperature of the unit at the detector mount.

Output Voltage Range: 0V to 4.7V worst case

Shorts to +/-15V or Ground: Note that the outputs are well buffered and can sustain a short to -15V with a maximum current draw of 2.1mA from the 12V supply.

Redundancy: Note that there are two independent outputs and that the redundant output will not degrade as a result of the primary output being shorted to +/-15V or ground.

Temperature Telemetry

The temperature telemetry provides information on the temperature of the flange at the detector mount.

Output Voltage Range: -.6V to 8.6V worst case

Shorts to +/-15V or Ground: Note that the outputs are well buffered and can sustain a short to -15V with a maximum current draw of 2.9mA from the 13V supply.

Redundancy: Note that there are two independent outputs and that the LM101A is capable of maintaining the redundant output at normal voltage levels in the event that the primary output is shorted to +/-15V or ground.

2. Reference Voltage Circuitry:

The reference voltage circuitry is responsible for generating the reference run-out voltage used in the dual slope A/D. For normal operation, the reference voltage is at a nominal level of -7.42V. However, in the event that the signal from the integrator is positive, a command designated as POL CONT COMM is used to change the polarity of the reference voltage by turning off q11.

A. Switching Logic Requirements:

It must be verified that q11 can be shut off in order to change the polarity of the reference run-out voltage.

The max. gate to source threshold voltage of q11 is -3.5V as derived by an earlier A3 board calculation.

Also,

$$\begin{split} &V_{f(cr12)} = .8V + [(.1V)^2 + .08V)^2 + .03V)^2]^{1/2} = .93V \\ &V_{z(cr10)} = 8.4V + [(.42V)^2 + (.13V)^2 + (.04V)^2 + (.18V)^2]^{1/2} = 8.9V \\ &V_{pol\ comm} = V_{-13V} + .05V = -12.1V + .05V = -12.05V \\ &Thus,\ V_{gs(q11)} = V_{pol\ comm} + V_{f(cr12)} + V_{z(cr10)} = -12.05V + .93V + 8.9V = -2.2V \end{split}$$

This voltage is not sufficient to turn off the FET under worst case conditions, I suggest selecting the FET for a lower initial threshold votage in the range of -1.5V to -2.0V to ensure proper operation of this circuit.

Tolerance:

Factors contributing to the reference voltage tolerance are drift in the gain resistors used to set the voltage, drift in the 1N3154 zener voltage, and dc offset associated with the LM101A amplifier. As usual, initial tolerance is no critical. The total delta due to these effects is given by:

$$dV_{ref} = 90K(dI_{b(u4)}) + 2V_{os(u4)} + .9(dV_{z(cr10)}) + .0015(V_{z(cr10)})$$

$$dI_{b(u4)} = [temp^2 + age^2 + rad^2]^{1/2} = [25nA^2 + 8nA^2 + 375nA^2]^{1/2} = 376nA$$

$$dV_{os(u4)} = [.6mV^2 + .2mV^2 + 8mV^2]^{1/2} = 8mV$$

$$dV_{z(cr10)} = [.13V^2 + .04V^2 + .18V^2]^{1/2} = .23V$$

$$V_{z(cr10)} = 8.9V$$

So, the delta change in the reference voltage is given by:

$$dV_{ref} = 90K(376nA) + 2(8mV) + .9(.23V) + .0015(8.9V) = 270mV$$

This change will effect the gain of the A/D by a percentage given by:

$$G_{A/D}(percent) = [(7.42/(7.42 - .27)) - 1)](100) = 3.8\%$$

Can a 3.8% system gain change be tolerated?

To answer this question, consider the simplified formula for the attitude depression angle, which is given by:

$$X = 2h(A - S)/(A + B - 2S)$$

Note that if A,B, and S were all inreased or decreased by 3.8%, the increase could be factored both from the numerator and denominator and cancelled. Thus, the depression angle calculation is very tolerant of a system gain change and a 3.8% gain change is tolerable.

One other thing to consider is that the timing of the system allows for a maximum run-out time of 20m-sec in the A/D conversion scheme before the next field is digitized. The run-out time for an overange condition is given by:

$$t_{run} = 16,384 counts(.63u-sec/cnt) + [(V_{max} - 5.08V)/2V_{ref}](1.07)R_{int}C_{int}$$

The above formula is derived by noting that after the A/D makes it to 16,384 counts, the circuitry realizes that if the output of the integrator is not run-out to 0V, the the over-range logic must kick in in which case the remaining voltage at the output of the integrator is run out twice as fast. The V_{max} term is equal to the max. 13V supply minus 1V or 13.3V.

The integrator time constant is 15m-sec nominal and 1.07(15m-sec) = 16.05m-sec max. The reference voltage will initially be trimmed to 7.42V +/- .02V and will drift a maximum of 270mV as derived above.

So, $t_{run} = 10.33$ m-sec + 9.25m-sec = 19.6m-sec < 20m-sec So, the min. reference voltage level of 7.42V - .02V - .27V = 7.13V is acceptable.

3. ORS Servo Loop

A Switching Logic Requirements

The purpose of the ors servo loop is to maintain the detector loss to space at a fixed level by driving a heater at a power dictated by the coldest S-fiel detector sample. Since, all the detectors are exposed to the heater, the servo loop is able to compensate for and establish a fixed amount of heat lost to space for all the A,B, and S fields.

gl and g2

Switches q1 and q2 are used to send the four S field outputs to the ors servo loop. The loop peak detector determines which of the four S fields is the coldest. The switches must be able to operate over worst case conditions.

The circuitry which controls the state of q1 and q2 is identical to the comparator switching logic already analyzed on the A3 board. The conclusion is the same, to ensure proper operation of q1 and q2, the FET's should be selected for an initial gate to source threshold voltage in the range of -1.5V to -2.0V.

q5 and q8

Q5 is used to reset the peak detector once per frame in order to obtain the new minimum S field on a per frame basis. The worst case available gate to source voltage available to shut off q5 is given by:

$$V_{gs(q5)} = V_{-13}V + V_{f(cr3)} - V_{s(q5)} = -12.05V + 1V + 5.2V = -5.9V$$
 which is more than adequate.

Q8 is used to transfer the appropriate heater voltage to the heater on a once per frame basis. When q8 is off, the maximum voltage at the source of q8 is 11V. Also, the available gate drive to turn off q7 is -15.4V min. So the available gate to source voltage is -4.4V which is more than adequate.

B. Loop Offsets

Change in dc offsets in the servo loop will cause the S field set point to vary.

The delta dc offset of the first stage is given by:

$$dV_{off1} = 90K(dI_{b(u1)}) + 2(dV_{os(u1)}) = 90K(15nA) + 2(1.6mV) = 4.6mV$$

The dc offset of the second stage is given by:

$$dV_{off2} = 102K(dI_{b(u2)}) + 2.6(dV_{os(u2)}) = 102K(15nA) + 2.6(1.6mV) = 5.7mV$$

The dc offset of the third stage is given by:

$$dV_{off3} = 231K(dI_{b(u3)}) + 16.8(dV_{os(u3)}) = 231K(15nA) + 16.8(1.6mV) = 30.4mV$$

The total loop offset at the output of the final stage is given by:

$$dV_{off(tot)} = 42dV_{off1} + 16.8dV_{off2} + dV_{off3} = 320mV$$

The open loop gain of the servo loop will compensate for this offset, so the error in S field counts attributed to 320mV dc offset at the heater is given by:

dS = (1 count/.31 mV)(320 mV/80) = 13 counts, which is reasonable and will cause negligible pitch/roll error at null. The loss to space is just changed slightly, but all of the detectors are still referenced to the all space output and the depression angle calculation will cancel out the 13 count S field set point delta.

C. Peak Detector Errors

Capacitor C6 is responsible for peak detecting the coldest of the four S fields and must not be allowed to drift too much over a maximum hold time determined by the frame rate period or 500m-sec max. The drift in voltage at C6 is given by:

$$dV_{c6} = [I_{dg(q6)} + I_{dg(q5)} - I_{r(cr4)}](500\text{m-sec})/.042u$$

$$I_{dg(q6)}$$
 = spec at 65C + age + rad = 250pA(14V/20V)(16) + 562pA + 273pA = 3.6nA

$$I_{dg(q5)} = 250pA(5V/20V)16 + 188pA + 97pA = 1.3nA$$

The above calculations assumes that the leakage is linear with applied voltage and doubles for every 10C and that the age derating is 300%.

The reverse leakage current for cr4 at 30V,125C is 300nA max. Assuming the current is linear with applied voltage and doubles for every 10C, the reverse 1N3595 current is given by:

$$I_{r(cr4)} = (300n\Lambda/64)(14V/30V) + 1nA + .4nA = 3.6nA$$

So $dV_{c6} = 15$ mV due to leakage currents. This delta divided by the gain of the first two stages is 3mV or about 10 counts S field delta, which is acceptable.

Also, the time between when the first S field and last S field is entered into the peak detector is 360m-sec in which time the cap will leak 11mV. Referenced to the input to the first stage, the difference in counts between the first S field entered into the loop and the last is (11mV/5)(1cnt/.31mV) = 7counts. In order to prevent the peak detector from possibly always latching on to the last S field entered into the loop, a seven count spread between S fields is required, but this is reasonable delta between S fields.

D. Heater Drive Capability:

The minimium base drive available to the heater drive transistor is given by:

 $I_{b(q10)} = I_{dss(q9)} - (1V/8K) = 5mA - .13mA = 4.87mA$ where the spec min for the zero voltage gate drive current for a 2N3972 is 5mA.

The required max. heater current is 11V/300ohm = 37mA

Thus the required dc gain of q10 is 37mA/4.87mA = 8

The available gain is given by:

 $h_{FE(q10)} = 17$, which is determined by an earlier A2 board calculation.

Thus, the drive to the heater can support the worst case loading of the heater.

A5 DATA I/O AND LOGIC BOARD

TOPICS TO BE CONSIDERED

- 1. Data Clock Receiver and Line Sync Receiver
- 2. Data/Data Ready Circuitry
- 3. Changes to the Heritage Design to Support Dual Channel Simultaneos Operation

1. Data Clock/ Line Sync Inputs

As required by the specifications, the data clock receiver as well as the line sync. receiver allow for redundant inputs. The receiver design for both fuctions is basically just a LM193 comparator with a threshold voltage set at 2.4V and a dc hysteresis of .7V along with some ac hysteresis. The LM193 comparator has been used on many other programs at Barnes and is rad hard for TRMM's application to well in excess of 18KRAD. The offset and bias currents of the comparator are insignificant, considering that the threshold is appropriately set at 2.4V and the max level of the clock signal to be rejected by the circuitry is 1.0V as determined by the TRMM specifications.

2. Data/Data Ready Outputs

The data and data ready outputs are driven by a CD4041UB line driver, which remains unchanged from the heritage design. The only change is that the CD4041 is now powered by 5V to accomadate a 0 to 5V logic voltage output range. The outputs are buffered by 1K to the driver in order to sustain a short to +5V or ground without degrading the redundant output, as required by the TRMM specifications. The 5V which powers the outputs is derived by a REF02A which is exclusively dedicated to only the data and data ready outputs.

The REF02A can drive 10mA minimum, which is more than adequate. Also, the REF02A can sustain an indefinite short to ground as specified by PMI and the supply current is only 1mA typical, making the REF02A the ideal choice for this application.

Figure one on the following page illustrates the operation of the line sync and data clock receiver circuitry as taken from the bread board.

3. Dual Channel Operation

The TRMM specifications require that the design be capable of dual channel simultaneous operation. This required a few minor design changes from the basic heritage design.

To accommodate this requirement, the synchronazation of both channels to the falling edge of the line sync had to be tightned up. Further the series/shunt and demod logic had to be changed slightly to allow for slip between the two master oscillators in each channel.

The synchronation to the line sync. was tightned by clocking flip-flop U7 at a faster rate of 200Khz as opposed to the former 3.2Khz rate, this enabled the falling edge of the line sync to be clocked into the flip flop at the start of the frame within only a +/-5 u-sec period of the time at which the line sync falls low. The end of the frame relative to the falling edge of the line sync. was also tightned by re-setting counter U12 at the end of the frame in each channel.

After tightening up the start and end of the frame in each channel relative to the space-craft line sync, it was now possible to accomodate dual channel simultaneous operation by delaying the series/shunt logic to the middle of the hold times of the integrator. This change allowed for slip between the two master 1.6Mhz crystal oscillators in each channel. By delaying the series shunt logic, the common set of detectors to each channel could be sampled simultaneosly by each channel and the commutation glitches at the ouput of preamp of each channel due to the channels own series/shunt logic and the slip of the opposite channels series/shunt logic relative to the its own series/shunt logic could be accounted for and eleminated from causing A/D conversion error by always placing the commutation glitches in the middle of the hold times of the integrators used for the A/D.

All of these changes to the basic heritage design were bread-boarded to ensure that the design changes were appropriate.

Figures 2 through 9 on the following pages illustrate the concepts just dicussed.

Figure 2 and 3 shows the jitter at the start and end of frame relative to the line sync for the heritage design. The FRAME START signal rising and falling edges mark the start and end of the frame.

Figures 4 and 5 illustrate how with the modifications for the TRMM design, the jitter at the start and end of the 496m-sec frame period was eleminated.

Figure 6 illustrates the synchronazation of the U12 counter in the TRMM design.

Figure 7 illustrates the TRMM series/shunt logic relative to the integrate and hold times of the A3 board A/D integrator.

Figures 8 and 9 illustrate the end of frame waveforms showing how the two oscillators have slipped relative to each other; the slip of the two oscillators for the breadboard was exagerated by purposely adjusting the output frequencies of the breadboard LC oscillators to be different. The actual design will incorporate a crystal oscillator in each channel. Note that the slip of the timing between each channels series/shunt logic will be greatest at the end of the frame and this slip will induce an extra commutation spike in the preamp signal. But, as long as the commutation spike decays to zero by the end of the integrator hold time, the spike will not cause any digitization error. The total hold time period is 5m-sec and the delay will be set to between 2 to 2.5m-sec, allowing for a period of 3 to 2.5m-sec for the commutation spike to decay to zero.

Figure 10 illustrates the single channel period of the commutation spike at the output of the preamp caused by the series/shunt sampling of the detectors. Note that the spike decays to zero in about 1m-sec.

Analysis

channel slip

The slip between each of the two channels oscillators can not vary too much for reasons discussed above. The slip between each channels logic will be greatest at the end of the frame. The frame period is given by:

```
T_{frame} = 128(128)(12)(4)/f_{osc}
```

The oscillator specifications are:

```
init tol = 15ppm

age = 5ppm/yr(20yr) = 100ppm

temp = 50ppm for -20C to 70C operation

rad = ?
```

The radiation hardness of the oscillator must be verified at a later date. Neglecting the radiation degradatio for now, the difference between the length of the frame for each channel is given by:

```
dT = 786432\{[1/1.585549M(1 - 165ppm)] - [1/1.585549M(1 + 165ppm)]\}
```

dT = 165u-sec, this is an acceptable drift at the end of the frame, since the hold time of the integrators are long enough to accommodate this drift.


maximum time to achieve sync with the space-craft line sync


The unit achieves sync with the space-craft by starting the frame at the falling edge of the line sync in each channel. At power on, the detector field commutation logic, which is responsible for sending each sampled detector to the input of the series/shunt switch is in an arbitrary state. The commutation singnal 2S is used to lock the TRMM electronics to the space-craft. The time to lock up is dependent upon the period of the line sync. sent from the space-craft relative to the period of the frame for the TRMMESA electronics.

The worst case time to achieve synchronazation is given by:

$$T_s = [(T_{frame}/2)/(T_{l/s} - T_{frame})](T_{l/s}) = 45$$
seconds

FIGURE 1











FIGURE DESTON START/END OF FAME





CHJJJ SYNCRUNAZNTJON

N/ A5 BOARN MODIFICATION

DATE:Apt 29/93

TIME:10:11:33

CH1: 1.00U:1ms

CJNE SYNC CHJ+II

CH2: 1.00U:1ms

FRANK STIR: CHJ

CH3: 1.00U:1ms

FRANK STIR: CHJ

FRANK STARI CHJ

EIGURE 9

EIminated the silter & start & end of frame

By synchronozation of the AS - U/2 course my

the FRAME START signal, which elemented and of

frame sitter. Elemented start of frame sitter

By clocking the frame start flip flip (AS-U)

from 198 KH2

49

TRMM DESIGN

质)

START OF FRAME CHI + CHI
W/ AS MUDIFICATIONS

Spisoc , there

DATE: Apr 29/93 TIME: 09:48:54

CH1: 1.00U :5us LENE SYNC INPUT TO AS

CH2: 1.00U :5us FRAME START CHIZ

CH3: 1.00U :5US FRAME START CHI

FIGURE SA

FIGURE SR

DATE: Apr 29/93 TIME: 09:52:53

CH2: 1.00U :50us
FRAME START CAI

_CH3: 1.00V :50us


FRAMES START CHIL

NOTE: THE TWO WE


OSCILLATORS ARTS
OFF IN FREQUENCY
SO THE FIND OF FERMS
COLLAS AT PEFFEENT PIS.


The real design will incorporate a xtal osc.

Tanm PRESIGN




TRMM DESTEN








TRIMM DESIGN

END OF FRAME CHI +II











FIGURIE 10


SINGLIE CHAMPEC COMMUTATION SPIRE
AT P/A OUTPUT


Tspike ~ /m-sec


APPENDIX A


























TRANSFER ORS COMM INTEG II SIG COMM INTEG I SIG COMM RESET ORS COMM DATA READY HEG SPACE LINE SYNC FRAME STOP 25 HZ + 90° DATA FRAME START

INIES II RUNOUT COMM INTEG I RUNOUT COMM 25H2-90"(DEMOD DET) ENIER ORS II COMM ENIER ORS I COMM INTEG II COMP COMM INTEG I COMP COMM POLARITY CONTROL COMM SERIES SWITCH COMM

AID SHIFT CLOCK GATE

DATA OUT BLANKING

80 ms -

OK 16 8175

60.

11000 -8043 -- 804 5 7050 160.5 II.

71

9

20ms

4

60ms

8000

/00ms

120ms

140~5

160ms 180ms 200ms 820ms

HOMS

CORRESPOND TO DE STEENING CO L L L JEN.

₩5. 1 TIB, <u>ا ل</u>

7 -

183

i

15

TZ3z

TE SEL التقال

:60ms 280ms 300ms 30% SAOms 360ms 380ms edans. APOMS 440,75

440ms

Mons

soans

01693-041

FIGURE 4.6-5

TIMING

DIAGRAM

-3

17

APPENDIX C

COMBINING VARIABLE PARAMETERS

RESISTORS

EOL % Tolerance = $[(\Delta R \text{ INIT})^2 + (\Delta R \text{ TEMP})^2 + (\Delta R \text{ LIFE})^2]^{\frac{1}{2}}$

No measurable radiation effects on resistors

BOL % tolerance = △R INIT + △R TEMP

Examples:

ТҮРЕ .	△R TOL INITIAL 🏂	△ R TEMP -34% + 100°C	△R LIFE	△R RSS
Carbon Composition RCR	±5.	±8	±15	±17.7
Film, RLR	±1.0	±0.375	±2	± 2.3
Film, RNC	±1.0	±0.375	±1	~ ±1.5
Film,* RNC90Y (Vishay)	±0.1	±0.04	±0.1	±0.15
Variable, RJR (Non- Wire Wound)*	±5.0	±0.4	±10	±11.2
Variable, RTR (Wire Wound)*	±5.0	±0.4	±10	±11.2
Wire Wound, RBR (Accurate)	±1.0	±0.4	±0.5	±1.2
Wire Wound, RWR (Power)	±1.0	±0.4	±1	±1.5
Wire Wound, RER (Chassis Mount)	±1.0	±0.4	±1	±1.5
Network, RZO	±1.0	±0.4	±1 ·	±1.5
Thermistors, Glass Bead, Neg TC	±5.0	NA ·	±1.3	±5.2
Bead Encapsulated, Pos TC	±5.0	NA	±1.8 ·	±5.3
Disc, Pos or Neg TC	±5.0	NA .	±5	±7.1

Adjustments can be made for different initial tolerances & temps. ($50ppm/^{\circ}C$ Temp coefficient assumed for most above).

APPENDIX C

COMBINING VARIABLE PARAMETERS

CAPACITORS

EOL % Tolerance = [\(\Delta C \cdot INIT \) 2 + (\(\Delta C \text{TEMP} \) 2 + (\(\Delta C \text{LIFE} \) 2] \(\delta C \text{LIFE} \) 2] 2] \(\delta

No measurable radiation effects on capacitors.

BOL % Tolerance =△C INIT +△CTEMP

Examples:


<u>\$</u>	I .		. V		
1000	ТҮРЕ	AC TOL INITIAL :	△C TEMP -34% + 100°C	ΔC LIF	
	Ceramic, CKR (General Purpose B	±10.0	+12/-7	±30.	+33.8/-32.4
Marie Control of the Control of	Ceramic, CCR Temperature Compensated BP)	±1.0	+0.025/-0.1777	±0.5(1	
well-seller	Metallized Film, CRH	±1.0	±0.5	±2.0	±2.3
	Plastic Film, CQR (Metallized/Non metalized)	±5.0	±0.5(3)	±2.0	±5.4
	Glass, CYR	±5.0	±5(3)	±0.5(2)	
	Mica, CMR	±5.0	±5(3)		±7.1
	Tantalum, Foil			±0.5	±7.1
	CLR	±10	±10(3)	±15.	±20.6
	Tantalum, Slug CLR	±10	±20/-25	±10	±24.5/-28.7
Č	Tantalum, Solid, SR	±10.	±10.	±10	±17.3
P	ariable Piston, C	±10	±10(3)	±5	±15.0
	•	•			

Notes (1) (2) (3) OR ±0.75 pf whichever is greater. OR ±0.5pf " Assumed

TABLE 2. EOL DESIGN LIMITS (Continued)

		Contin	ued) '
Part Type	Applicable MIL-Spec		•
Resistors (Continued)	· ·	Parameter	End-of Life Design Limits
Film,* RNC90Y (Vishay)	MIL-R-55182		_
Variable, RJR (Non-Wire Wound)*	MIL-R-39035		±0.1%
Variable, RTR (Wire	27033	R	±10%
Wound)*	MIL-R-39015	R	±10%
Wire Wound, RBR (Accurate)	MIL-R-39005		
•		R	±0.5%
Wire Wound, RWR (Power)	MIL-R-39007	R	19°
Wire Wound, RER (Chassis	. MIL-R-39009	R	±1%
Network, RZO	MII D CO.		<u>+</u> 1%
Thermistors, Glass Bead,	MIL-R-83401	R	<u>.±1%</u>
-8 20	MIL-T-23648	R	<u>+</u> 1.3%
Bead Encapsulated, Pos TC			
Disc, Pos or Neg TC	•		<u>+</u> 1.8%
EMI Filters	MIL-F-15733	2	<u>+</u> 5%
oils, RF Molded*	MIL-F-28861 ·]	TR	±20% -30%
	MIL-C-15305 L		+3%
<u>ransistors</u>	Q MIL-S-19500 h ₁	•	<u>+</u> 6%
•	· I	FE CBO	85% 300%
	I _C	ES FX	300% 300%
	v_B	E E(sát)	±0.01V ±15%
•	· Vt	(MOSFETs)*	+0.1V, -0.0V
OL Design Limits were derived asterisk, which were CF	t _r ,	ts	120%

**EOL Design Limits were derived from MIL-STD-1547, except those annotated by an asterisk, which were GE derived.



I.D. 2146G 70

Code Ident No. 49671

PAPL-3267492

TABLE 2. EOL DESIGN LIMITS (Continued)

Part Type	Applicable	Continued)	
Diodes	MIL-Spec	<u>Parameter</u> V _F	End-of Life Design Limits
Reference Diodes	MIL-S-19500	I _R V _Z	±1% +100% ±2% ·
Microcircuits*	MIL-M-20510	V _Z	±0.5%
EOL Design Limits were	derived from Mr.	· · · · · · · · · · · · · · · · · · ·	tete

*EOL Design Limits were derived from MIL-STD-1547, except those annotated by

**Use Maximum specification limit for wide temperature range (-55°C to +125°C) for total worst-case tolerance (EOL and temperature).



 I.D. 2146G	7/
PAPL-3267492	

Size | Code Ident No. A 49671

· · · · · · · · · · · · · · · · · · ·	•
ZN3501	
ZN4393	
LM 111H	
2N3965	
GII8A	
2N3972	;
2N4939	
2N4236	
2N2432A	
LM108A	•
2N3965	
LM108A LINFACTECH	
- 2Nay84	
2N3501	
2N2484	
•	
6/18AL 2N397Q	
LM101A	
204239	
2N4036	
203811	
2N3965	
212720	
205042	
2N2484	
2100987 2NY393	
2N7236	
41-1256	

ZN4239 11645 IN5617 N3595 2N2907A 2N4236 214239 2N4392 2N3977 CMIOSARH M3595 /N5617 CM101A 2N2452A /NY11/. 2N4236 2N4239 2N3965 2N3970 2N4868A 2102484 2N3972 ZN3965 212907A

LM101A

2N397 0

ZN3499

224256

224239

IN5287



İ

GENERAL ELECTRIC COMPANY ASTRO SPACE DIVISION VALLEY FORGE SPACE CENTER SURVIYABILITY ENGINEERING - BLDG. 100, ROOM M5016 KING OF PRUSSIA, PA 19406

FAX NO: (215) 354-3974 DIALCOMM: 8*747-3974 VERIFICATION NO: (215) 354-1581

TO: Fred Zalenski	****
COMPANY: BOTNES	
TELEPHONE NO: (203) 926-1777	
FAX NO: (203) 926-1030	
***************************************	****
FROM: JAMES Coleman	
DATE: 4/17/91 COMPANY: GE	
TELEPHONE NO: (715) 354-4874	
******************************	***
NUMBER OF PAGES (INCLUDING LEAD PAGE): 2	
MESSAGE: 2N3501 Radiation Hardwess Assurance	
Lot Acceptance Testing Devations. This is	
the last part that required testing.	
the last part that required testing.	
The last part that required testing.	
The last part that required testing.	

MEMORANDUM

To: Fred Zalenski Date: April 17, 1991

From: James Coleman

Subject: 2N3501 Radiation Deratings

Provided in Table I below are the radiation deratings for the 2N3501 translator. This device is the final device type to be tested by GE as part of the NSUS radiation hardness assurance lot acceptance testing for the ESA. This device is used in the ESA power supply (Board A2). The latest revision for the ESA shielding requirements specifies that shielding is required for the four 2N3501 devices used in the power supply. Based on the deratings from the H.A. testing, this shielding is no longer needed for these devices. The shielding analysis results indicate the dose at Q2A and Q3A is 301 and 314 krads(Si); and the dose at Q2B and Q3B Is 184 and 197 krads(Si). The worst case analysis results indicate the required hie for the 2N3501 circuit application is 17.70. The deratings from the H.A. tests at 500 krads(Si) along with the associated deratings for temperature and aging indicate that end of life gain for the 2N3501 at Ic=43ma is 23.8. This is sufficient for the application. It should be noted that the deratings provided in Table I are based on 99/90 statistics. The k value which is based on the sample size for 5 parts and 99/90 statistics is 4.67. Therefore, since the dose at the device is less than the 500 krads(Si) derating which is based on 99/90 statistics, no additional shielding is required. There is no need to have a radiation design margin of 2X when H. A. testing has been performed on the device and 99/90 statistics indicate the device is acceptable at the 1X or greater test level. Therefore, shielding for these devices is not required.

Table I
2N3501 Radiation Deratings

<u>Device</u>	Parameter	Derating	Rad Test Level
2N3501	lcbo @ Vcb=75V	Δicbo=.153μΑ Δicbo=1.284μΑ	200 K 500 K
	Δ1/hfe @ lc=1mA;Vce=5V	Δ1/hfe=.048 Δ1/hfe=.070	200 K 500 K
,	Δ1/hfe @ lc=10mA;Vce=1V	Δ1/hfe=.019 Δ1/hfe=.029	200 K 500 K
	Δ1/hfe @ lc=43mA;Vce=1V	Δ1/hfe≈.019 Δ1/hfe=.023	200 K 500 K

<u>Table li</u>

Revised Radiation Deratings

	•	HOTIOCA HOW	BUAL DOLD	गातिक		
	2N4393	<u>50 k</u>	200k	4001 5001	_	1000k
	Δld(off) @Vds=8V;Vgs=-5V ΔVgs(off) @Vds=-17V;ld=1μA ΔVgs(off) @Vds=-2.5V;ld=1μA ΔVgs(off) @Vds=8V;ld=1μA ΔVgs(off) @Vds=17V;ld=1μA K=4.67	1171.1p/ 228V 146V 155V 155V	5713.9 228V 146V 155V 155V	090 139 643	>V - >V - >V -	14,458.98A .228V .136V .563V .183V
	<u>LM111H</u>	20k	<u>60k</u>	100k	150k	200k
	ΔVos @Vcc=+/-13V;Rs=50Ω Δlos @Vcc=+/-13V;Rs=50Ω Δlb+ @Vcc=+/-13V;Rs=50Ω Δlb- @Vcc=+/-13V;Rs=50Ω k=4.67	.485¼ ⊾√ 1.08nA -116.27nA -55.93nA	1.36♥ ∽√ 38.42nA -109.41nA -41.45nA	2.124m/ 281.5nA 854.08nA 703.33nA	2.96% AV 396.2nA 1501.07nA 1189.75nA	
	2N3965	100k	200k	500k		
	Δ1/hfe @lc=35μA;Vce=-1V Δ1/hfe @lc=35μA;Vce=-4V Δ1/hfe @lc=100μA;Vce=-4V Δ1/hfe @lc=200μA;Vce=-1V Δ1/hfe @lc=2.5mA;Vce=-4V k=4.67	.004 .003 .001 .001	.005 .005 .004 .003 .001	.011 .011 .009 .005		·
	G118AL	20k	<u>60k</u>	<u>100k</u>	200k	300k
	ΔRds(on) @Vd=-10V;Vdg=-10V Δls(off) @Vsd=-20V;Vgd=0V Δld(off) @Vds=-20V;Vgs=0V Δlgss @Vgd=-20V ΔVgs(th)#4 @ld=-10μΑ;Vds=-4\ k=3.44	-49.1pA -255.8pA -21.4pA	-651.6pA -49pA	489.5Ω -134.5pA -1052.9pA -72.6pA -5.23V	1706.9Ω -201.1pA -1668.9pA -137.7pA -7.34V	2846.1Ω -279.9pA -2332.4pA -205.1pA -8.88V
į	2N3972	100k	500k	100	20k	2000k
	Δld(off) @Vds=5V;Vgs=-8V Δld(off) @Vds=10V;Vgs=-13V Δld(off) @Vds=3V;Vgs=-8V Δlg @Vdg=14V;Vgs=-3V Δlgss @Vgs=-20V;Vds=0V ΔVgs(off) @Vds=-10V;Id=1μΑ ΔVgs(off) @Vds=3V;Id=1μΑ ΔVgs(off) @Vds=10V;Id=1μΑ ΔVgs(off) @Vds=10V;Id=1μΑ ΔVgs(off) @Vds=10V;Id=1μΑ ΔCfs @Ids=.4mA;Vds=13V (=4.67	742.4pA 2152.2pA 1143.9pA 272.8pA 323.7pA 290V 23V	1023. 1733. 2608. -,297\ -,23V -,317V	1pA 418 9pA 370 3pA 580 1pA 969 29 20	12.8pA 35pA 04.1pA 07.7pA 99.4pA 90V 8V 90V 7mMho	7450.9pA 8588.1pA 5070.2pA 9739.6pA 16053pA 290V 23V 193V

2N4239	<u>50K</u>	<u> 100k</u>	300k	500K
Δ 1/hfe @lc=1mA;Vce=2V Δ 1/hfe @lc=20mA;Vce=3.5V k=4.67	. 005 . 004 .ооч	.013 .005	.02 (-021) .007	.039 .008
2N4236	20k cm	50k cm	100k cm	300K
Δ1/hfe @lc=2mA;Vce=2V Δ1/hfe @lc=20mA;Vce=3.5V k=4.67 / Σπον Vce=3.5V	.009 .009	.012 .012	.017 .018	.027 .024
20 ma VCE IV				·01F
15mg VEE IV				.019

2N4239 2N4393 LM 11114 C-118AL



GE Astro Space

GENERAL ELECTRIC COMPANY ASTRO SPACE DIVISION **VALLEY FORGE SPACE CENTER** SURVIVABILITY ENGINEERING - BLDG. 100, ROOM M5016 KING OF PRUSSIA, PA 19406

FAX NO: (215) 354-3974 8*747-3974 DIALCOMM: VERIFICATION NO: (215) 354-1581 TO: Fred Zglenski COMPANY: Barnes Ensineering TELEPHONE NO: FAX NO: (203) Coleman COMPANY: TELEPHONE NO: (215) 354-4874 NUMBER OF PAGES (INCLUDING LEAD PAGE): 🧐 3 MESSAGE: Radiation Deratings for the 2N2432A, LMIBSAH, and LMIOSA

MEMORANDUM

To: Fred Zalenski Date: April 1, 1991

From: James Coleman

Subject: Radiation Deratings For 2N2432A and LM108AH and LM108A

Devices Used In The ESA Design

Provided in the Table I below are the radiation deratings for the 2N2432A, LM108AH and LM108A devices. The deratings for the 2N2432A devices were calculated after the devices had received 600 krads(Si) total dose and been under high temperature anneal for 24 hours. The reason for subjecting these devices to high temperature anneal was due to a severe problem in collector emitter (Iceo) leakage current at the lower total dose levels. The leakage current had to be annealed out in order to determine what the actual gain degradation was. $\Delta 1/\text{hfe}$ and ΔIceo are provided the 2N2432A. The transistor application should be revisted to determine if the increase in leakage current can be tolerated.

The deratings for the Linear Technology LM108A at 100 krads that were provided to Barnes on 3/25/91 were reviewed by myself and John Andrews. These deratings seem to be correct and are consistent across the radiation levels tested. I believ the discrepency between this data and previous data provided to Barnes is due to the devices having come from different vendors. I think we should go with the data that we have thus for and shield the devices down to the appropriate levels.

Table I

Device	Parameter	Derating	Test Level
2N2432A ,	Δ1/hfe@lc=140μA and Vce=1V	.033	600 krads
	Δ1/hfe@lc=1.4mA and Vce=1V	.017	600 krads
	Δ1/hfe@lc=14mA and Vce=1V	.011	600 krads
	Δlceo@Vce=1V	13uA	600 krads
LM108AH	∆Vos@Vcc=+/-15V and Rs≃50Ω	1mV	50 krads
	Δlb+@Vcc≖+/-15V	2.8nA	50 krads
	Δlb-@Vcc=+/-15V	7.2nA	50 krads
	Δlos@Vcc=+/-15V	-4.7nA	50 krads
LM108A	$\Delta Vos@Vcc=+/-15V$ and Rs= 50Ω	1.6mV	50 krads
	Δlb+@Vcc=+/-15V	-15nA	50 krads
	Δlb-@Vcc=+/-15V	-15nA	50 krads
	Δlos@Vcc=+/-15V	1.9nA_	50 krads
	ΔAol@Vcc=+/-15V	4 dB	50 krads



GE Astro Space

GENERAL ELECTRIC COMPANY ASTRO SPACE DIVISION VALLEY FORGE SPACE CENTER SURVIVABILITY ENGINEERING - BLDG. 100, ROOM M5016 KING OF PRUSSIA, PA 19406

> FAX NO: (215) 354-3974 DIALCOM: 8*747-3974 VERIFICATION NO: (215) 354-1581

	o: Fred Zalenski
C	OMPANY: Barnes Engineering
	ELEPHONE NO:
FA	4X NO: (203) 926-1030
***	***********
FR	ROM: James Coleman
DA	TE: 3/25/91
.co	MPANY: GE
TE	LEPHONE NO: (215) 354-4874
****	**************************************
וטא	MBER OF PAGES (INCLUDING LEAD PAGE):
MES	SSAGE: Radiation Deratinos for the 2NZa84,
_2	2N3965, Lm108A, and 2N3501. Data for
4	he 20 2032A will be provided tomorrows
•	
2	N3965 - LM108A - IN2484-2N350
	·

MEMORANDUM

From: James Coleman

Date: March 25, 1991

To: Fred Zalenski

2N3965-LMIOFA-2N2484-2N3501

Subject: ESA Device Radiation Deratings

Provided in Table I below are radiation deratings at various test levels for the 2N3965, 2N2484, LM108A, and the 2N3501. Data for the 2N2432A will be provided tomorrow.

Table I

	Tat	ole I	
<u>Device</u>	Parameter	Derating	Test Level(krads(Si)
2N3965	lcbo @Vcb=50V	13 nA	500
	Δ1/hfe @lc=.035mA;Vce=1V	.012	500
	Δ 1/hfe @lc=.035mA;Vce=4V	.012	500
	Δ 1/hfe @lc=.035mA;Vce=7V	.011	500
	Δ 1/hfe @lc=.2mA;Vce=1V	.007	500
	Δ1/hfe @lc=.2mA;Vce=4V	.006	500 —
	Δ1/hfe @lc=.2mA;Vce=7V	.006	500
	Δ1/hfe @lc=1.2mA;Vce=1V	.005	500
	Δ1/hfe @lc=1.2mA;Vce=4V	.004	500 -
	Δ1/hfe @lc=1.2mA;Vce=7V	.004	500
	Δ1/hfe @lc≔2.5mA;Vce=1,4,7V	.0035 . 035mA	500
	Δ1/hfe @lc=10mA;Vce=4V	-0035 - 035m A	500 .
	Δ1/hfe @lc=.035mA;Vce=1,4,7V	.006	200
	Δ1/hfe @lc=.2mA;Vce=1,4,7V	.003	200
	∆1/hfe @lc=1.2mA;Vce=1,7V	.003	200
	∆1/hfe @lc=2.5mA;Vce=1,7V	.0025	200
	\1/hfe @lc=.035mA;Vce=1V	.003	100
Δ	1/hfe @lc=.2mA;Vce=1V	.002	100

MAR 25 '9	1 16:53 RTH	ı	DATA	P.3/4
	Δ 1/hfe @lc=1.2mA;Vce=1V	.002	100	1 . 32 4
LM108A LINEAR TE	Δ1/hfe @lc=2.5mA;Vce=1V	.0015	100	
		3.2mV) - 0.3mV 100	
	Δlos	(3.7nA)	-18na 100	
	Δlb+	(30nA)	8.9nu 100	
	Δlb-	(-28nA)	15na 100	
	ΔΑοΙ	-10dB	100	
2N2484	icbo @Vcb=45V	.1nA	50	
	lcbo	.2nA	200	
	Icbo	.4nA	500	4/1/91
	Δ1/hfe @lc=.02mA;Vce=1,5V	1.002	50	LINEAR APPROX
	Δ1/hfe @Ic=.2mA;Vce=1,5V	.0015)	50	BASED ON ENTY
	Δ1/hfe @lc=1mA;Vce=1,5,10V	.001	50	1 = (1007-1003) x1800 + 00=
	Δ 1/hfe @lc=.02mA;Vce=1,5V	.007	200	HFE (750-200)
	Δ1/hfe @lc=.2mA;Vce=1,5V	(.003	200 🛆	L = .016
	Δ1/hfe @lc=1mA;Vce=1,5V	.003	200	AFE (750-500)
	Δ1/hfe @lc=10mA;Vce=10V	.002	200	D = , 017
	Δ1/hfe @lc=.02mA;Vce=1,5V	.013	500	AFE .
	Δ1/hfe @lc=.2mA;Vce=1,5V	.005	500 A	1 = (00,7-007) x 800+,007. MFE (700-200)
	Δ1/hfe @lc=1mA;Vce=1,5V	.005	500 A	1= .022
	Δ1/hfe @lc=.02mA;Vce=1,5V	.017)	750 A	T = (1017-,013) × 510 +,013
	Δ1/hfe @lc=.2mA;Vce=1,5V	.007	750	MFE /フSV-5VU) 上 = ノロト1
ON OWN .	Δ1/hfe @lc=1mA;Vce=1,5V	.006	750	NFE
2N3501	Δ1/hfe @lc=43mA;Vce=5V	.03	50	
	Δ1/hfe @lc=43mA;Vce=1V	.04	50	*
	Δ1/hfe @lc=43mA;Vce=1V	.055	200	!

Δ1/hfe @Ic=43mA;Vce=5V	.042	200	
Δ1/hfe @lc=43mA;Vce=5V	.065	500	
Δ1/hfe @lc=43mA;Vce=1V	.084	500	



GE Astro Space

GENERAL ELECTRIC COMPANY ASTRO SPACE DIVISION VALLEY FORGE SPACE CENTER SURVIYABILITY ENGINEERING - BLDG. 100, ROOM M5016 KING OF PRUSSIA, PA 19406

FAX NO: (215) 354-3974 DIALCOMM: 8*747-3974 VERIFICATION NO: (215) 354-1581

######################################	******
TO: Fred Zalenski	
COMPANY: Barnes	-
TELEPHONE NO:	~
FAX NO: (203) 926-1030	
*************	*******
FROM: James Coleman	
DATE: 3/22/91	•
COMPANY: GE	
JELEPHONE NO: (215) 359 -4874	
*********************	*****
NUMBER OF PAGES (INCLUDING LEAD PAGE): 2	
MESSAGE: 2N2484 and GIIRAL Deratings.	
THO CHAINS.	

٠.			2		-		· T	_		-		-	<u> </u>				Ţ	7		 	••••	1
·	1.5	Men.	ያ (ፕሬ					172) 													
· .	Dala	S	EXTRAP M9 D2T) RA					M 3026				·	-									
. 5	Test Lvi	Krads(S)	500	-				200	100K										60K			
T FORM	KEMNKS							Boch, Off		#4				#1	#4		4					-
DIMSP 5D3 PARTS LIBRARY INPOUT	Test		C.O. TANK	0.2mg 17	75	ImA 11V	1 · T	VDS=VQ(9)=0		JAHITTANH VOEVSEVBED	VGS = 13V	13-10-10-10-10-10-10-10-10-10-10-10-10-10-	165=130	VGB = -20V	## A	7. 0.4/	- 1 & L			 		
DIASP 503 PARTS (Baykes)	Deralias	ביותים	0,017	700,0	0.007	0,006	90000	1 × 1	3000	- अपमित्र अपम	130/8727	mcp-lewice		11001	-1360N	4 TVALLAC	7.2.74		-2.7			
]	G	× // 8 F E					AVOS FELL	(4) (0)	ATSAFE)	1	メナトハイナド	71.00	ひむした	2010		Rbston						
>	Rad Lvf	7,5)		·			CC	1				-										
VXTUNDX	Generic Part	12N2484					GIIBAL															



GE Astro Space

GENERAL ELECTRIC COMPANY ASTRO SPACE DIVISION VALLEY FORGE SPACE CENTER SURVIVABILITY ENGINEERING - BLDG. 100, ROOM M5016 KING OF PRUSSIA, PA 19406

FAX NO: (215) 354-3974 DIALCOMM: 8*747-3974 VERIFICATION NO: (215) 354-1581

	To: Fred Zalenski
	COMPANY: BATHES
	TELEPHONE NO:
	FAX NO: (203) 926-1030

	FROM: James Coleman
	DATE: 3/22/9/
	COMPANY: GE
•	TELEPHONE NO: (215) 359-9874
*****	******
	NUMBER OF PAGES (INCLUDING LEAD PAGE): 5
	_
	•
·	
•	
	NUMBER OF PAGES (INCLUDING LEAD PAGE): 5 MESSAGE: Radiation Devatings for 2N3972, LMIDIA, and 2N4239: Will send devatings for GIIBA and 2N2484 within the next hour. Call if there are any more questions.

PERHUZ-41014-1984

DMSP 503 PARTS LIBRARY INPUT FORM

									•
Generic Part	Radia		1-	Test	O S M N CO	Testivi	1	. []	·
2000		Parameter	Derains	Conditions	5		5	- विक	
るころこと	-	AVGS(6FF)	- 0.2V	Vast-10V.treu.A		(Separate (St)	Source	Migr.	
	5		- 0.2V	1		001	0906W	SIL	
	10		-0.35V			560			
	20		277.			1000	•		•
	-		70.07	*		2000			
	- 1		~0.2V	VBS=3V					
	C		-0.20			†			
	0,		-0.3V						
	જ્		-0.3V						
				VPK=10V					
	5								
	0		11000	1					
٠	30		4.3 4						
R	<u> </u> -	× + + + + + + + + + + + + + + + + + + +		-		-			
	- 1	(tho) (TT		VDS:10V, VCc-13V			+		
	<u></u>						1	T	
	0		4.5mA						
	30		9.5ng	-		1		T	
1	رق.	*	0,5mA	-	TWIFOR	+	†	T	
	十	DINOFF)		VDS=5V, VDG=13V	1000	+	+		•
	٢٥ :				+		+		
	0 1		3.5mA		+		1	T	
	28		8.5mA		+	+		1	
	more			-					

ξ
a
202
JT
TNONT
H
¥HX.
Hen
AHTS
503 P/
-

1.2nh 105=34, 465=84 AFD(004) (504) -(410104-1404) (504) 4 4.2nh 4 5.8nh 4 6.6nh 4 6.6nh 4 8 nh 4 8 nh 6 1.0.1 mhh 6 IS-0.4nh 185=3 4 0.6 0.6 0.6 0.6 0.6 0.6 0.6 0.6 0.6 0.6	ATDIOFE DEVALUA
$V_{65} = 44 \text{ y/6} = 34$ $V_{65} = 44 \text{ y/6} = 34$ $V_{65} = 44 \text{ y/6} = 34$ $V_{65} = 24 \text{ y/8} = 0$	1
Vb6 = 44 y y (s3) (sn) + 3 (sn) (sn) + 3 (sn) (sn) + 3 (sn) (sn) (sn) + 3 (sn) (sn) (sn) + 3 (sn) (sn) (sn) (sn) (sn) + 3 (sn)	4,4,7
$V(\zeta = 2a v, W_S = 0)$	AIG 0.3
V6S = -34 yrs = 0 $V6S = -34 yrs = 0$ $V6S = -34 yrs =$	6:1
WGS=-24V, WB=O TS=0.4-mA JVS=13 V TDS=20.4-mA JVS=6V	6.6 mA
TS =0.4 mh 1/35=13 V TIS =2mh, MS=6V	AIGSS 0.47A
TDS=0.4-mh //35=13 V TDS=2mh, Mos=6V	3.0 ng
IB=3mA, Ws=5V	8
TIX=22mA, Mx5=6 v	1 -1
11x=2m4, bx=6v	
TIX=22nA, Mx5=6V	10-
	19 FS -0.19 m Mha
	4.1-
	711-
	4 -1.6

en

DMSP 5D3 PARTS LIBRARY INPUT FORM

|--|

DMSP 5D3 PARTS LIBRARY INPUT FORM

		کم					•	:
Generic Pari	Radia		٤	Test	OF MARKS	Teed in		17/
Sec. Production			Derations	Conditions	√			- रिकेट-
8 24 45V	7.5	D'/KFE	0.07	Ic=Ind Ve == 3VR	T	A STATE	Source	HEC.
		-		023.51			M 2034	77
			0.031	5m.A				
			0.017	20 my		1		
			0.015	50 m A		1		
						·		
	*	•	800	1000				
			2010	WE'SWE'M		:		
	†							T
10 /11								
450	4	210.	7000		+	1		
		05-00	3000					
1 tr. 0 25m	- 1015 t	- 1032 X 4500.	100 7,10					
F		20 Fm	700. + 510.	017				
				-		-	1	
								j
		,				1		
	<u> </u>							T
	1							T
			•					
						+		
7	JO	0						
yes levels also	र जु	Lawren	3,5,9,		A17, 1	V / 7		
		•			1 - 22			. •



GE Astro Space

GENERAL ELECTRIC COMPANY ASTRO SPACE DIVISION VALLEY FORSE SPACE CENTER SURVIVABILITY ENGINEERING - BLDG. 100, ROOM M5016 KING OF PRUSSIA, PA 19406

FAX HO: (215) 354-3974 DIALCCFA: 8*747-3974 VERIFICATION NO: (215) 354-1581

A CONTRACTOR OF THE PROPERTY O	*****
TO: Fred Zalenski	
.company: Barnes	
TELEPHONE NO:	
FAX NO: 203 926 1030	•
######################################	
FROM: John Handreus	
DATE: 3-18-91	
COMPANY: GE	
TELEPHONE NO: 215 354 3840	
######################################	ireren ire
NUMBER OF PAGES (INCLUDING LEAD PAGE):	
MESSAGE: These 2N4236 devatings	
super sade memo by J. Coleman	
_dated 2-28-91, We will be	
out on 3/19 if any problems.	
	•

Generic Prot	1 1 2								
	2165U L.36		(Test	5701.				
Phinthon		Perameter	Deralina		REAL STATES	Testly	Deta	Testan	
12N4236	0	AULEE	7	Conditions		Kreater (St)	Source	A LONG	د .
	-		0,000	TC=18204 1V			M 9031		
			0.006	18. m. 3.5 1/				ים מיני	<u>ن</u> ہے۔
	~ \$3		0,0000	Jan Ame					عات ۱۰
	0,5			P. M. W.					
	*			1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		50	LINGAR	PPPRO	
	- 170			18 mm 3 35 V					
	,		0.011	2m / 2m / 2m			1 Kink	510 - 540 -	7007
	چ	·	0.012	Many 11		T	4 her	300-122	ch .+
			7	10 mm		7 00 1	1- (200x)	- 5110. =	
				19 mm 1 8.5 v			VE		
	, ,		0,010 /	とき どうちゃ					
	0,10		0.023	11 1/4/8					
			Ci			300			
			3 1	16 Th N 15.5 V					
		4	0.037/	JANA, AM					
			•						
								T	
						+	1		
					1	+			
					1889.			Ī	
						1		1	
						<u></u> ,			•

[8,20mg]

DMSP 5D3 PARTS LIBRARY INPUT FORM

•	ien i				з к [.]	<u> </u>	· 		T	· · ·	(3964)	· ·	· 				Г			(2/2)	(4603)		F	E.B	; ;
		Testal	BELT.	MOTE						1	MOTA				MOTA	•				FAS	ב ב				
J9P.*	F	_		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	-	-				To or 10	51-CD-12		i	2 2 5	EXTRAP.	4				10/ 52-1840	מוני				
٠. ک	4	reat LVI	Krads(Si)							٦. ج	3						j								
(A)	SKINGKS	1 Str. 3								REV.															
	Test	Conditions	1 MA VCE=1V	10 AIR	Mounh	500,10	Jan 1	10 m A wol	Line	Vio Amlio		1 m. A 2011	20ml - 3011	0172 H. 101	700 0 000	NOW NWO!	1 mm 10V	0.5mp ,10V		50 mly, 1V	6m A , 1V	Vc6=30V			
	ŀ	Deraling	0.14	0.033	0.013	0.011	0.000	0.007	A'/LFE	0.012	0.009	0.004-5	P 60.0	70.0	0.0	2 22 4	0.04.7	1.00.0	770	130	0,10	-32nA			١.
		Parameter	D'ILFE	-			er ommelije e	>	elte prior	DI/hFE			→>						71/126	13 / hre		7 < 80			200. 700 410.
	Rad Lui		7.5						30	5			•	7.5					71/1	+ (:)				1	7
	Generic Part	The Company	4 10 58 1						, , , , , , , , ,	dN5965				4N3928					2N5042						となる。とない

161/18 200 - 210-1

·· 1 - 0.25m = .007 + .005 x .35m = .011

	(Barnes)	Deft / Y		12000 to #2	+																				•		*
FORM		REMIRES Tessien	((S)apay)		200	500														+						+	
DMSP 5D3 PAHTS LIDRATIY IN PUT			ditions	4.5 V			0.02m M, 11	4 5V	0.2mg 1v	4 5V	1mA, 1v	\$ 5V	10m A 10V	Joans, 1V	+ 5V	0.2mg 1V	4 5V	1 Hur	4 50	10mg, 10V	0.02ml. 1V	57	1 Jun 7 1	5 V	71 High	4 5V Arabut	
DASP 5D3 PA		Devalina	8.1 m D	77.00	0.4.0R	1 V - V - V - V - V - V - V - V - V - V	0.003				0,00)	0,001	0.001					0.093	0.003	0.002		0,013	0,005 0	0.005	0,000 0000	167	
<u>,</u>	Rad Lei	Parameter	-		-	V.V.																			.		
ROXINZID E	Generic Part Ra		AN2484 0.5	6	5	0.5							87	- 1						77	25						

いかとってハメトンマリ た

,94

To: Fred Zalenski Date: March 4, 1991

From: James Coleman

Subject: Radiation Deratings For 2N4393 Transistor Used In ESA

Provided in the Table I below are the radiation deratings for the 2N4393 n-channel JFET. The 2N4393 is one of the part types provided by Barnes for radiation hardness assurance testing. If there are any questions regarding the deratings provided, please don't hesitate to call.

Table I

<u>Device</u>	<u>Parameter</u>	<u>Derating</u>	<u>Test Level</u>
2N4393	Δld(off) @Vds=8V and Vgs=-5V	1.35 nA	50 krads
	•	6.5 nA	200 krads
	4.	12 nA	500 krads
•	$\Delta Vgs(off)$ @Vds=17V and Id=1 μ A	26 V	500 krads
		26 V	2000 krads
	ΔVgs(off) @Vds=-2.5V, 8V,17V and ld=1 μA	2 V	2000 krads

MEMORANDUM

To: Fred Zalenski

Date: Feb. 28, 1991

From: James Coleman

Subject: Radiation Deratings For 2N4236 Transistor Used In ESA

Provided in the Table I below are the $\Delta 1$ /hfe radiation deratings for the 2N4236 transistor. The 2N4236 is one of the part types for which Barnes provided samples for radiation hardness assurance testing. If there are any questions regarding the deratings provided, please don't hesitate to call.

<u>Deviça</u> 2N4236	Parameter Δ1/hfe@lc=2mA and Vce=2V	Derating OAT -008.009	ED Test Level 20 krads
	IYma Δ1/hfe@lc =20m A and Vce=3.5V	.010 .011 .013 .015 .023 .027 .003 .006 .001 .004 .009 .001	1 50 krads
- C 14mm - D23 20-: L C 14mm hfe	18 = 10	.009 .022 .023 0078/m	

MEMORANDUM

To: Fred Zalenski

Date: Feb. 27, 1991

From: James Coleman

Subject: Radiation Deratings For Devices Used In ESA Design

Provided in the Table I below are the $\Delta 1/\text{hfe}$ radiation deratings for the 2N4239 transistor. The 2N4239 is one of the part types for which Barnes provided samples for radiation hardness assurance testing. Additional deratings are also provided per your request for the 1N645, 1N5617, and 1N3595 dicdes. Deratings on the dicdes were requested during our phone conversation last week. If there are any questions regarding the deratings provided, please don't hesitate to call.

Table I

	•		·
<u>Epived</u>	<u>Parametar</u>	<u>Darating</u>	Test Level
2N4239	∆1/hfə @lc=1mA	.0140148	100 krads
	Δ1/hfe @lc=5mA	.007	100 krads
	Δ1/hfə @lc=20mA	.005	100 krads
	Δ1/hfe @lc=50mA	.004	100 krads
1N645	Ir @Vr=1V	300 nA	500 krads
1N5617	ΔVf @lf=10mA	0.4 mV	750 krads
1N3595	Ir @Vr=10V	3 nA	750 krads



GENERAL ELECTRIC COMPANY ASTRO SPACE DIVISION VALLEY FORGE SPACE CENTER SURVIVABILITY ENGINEERING - BLDG. 100, ROOM M5016 KING OF PRUSSIA, PA 19406

*****	DIALCOMM: 8*747-3974 VERIFICATION NO: (215) 354-1581	
TO:	FRED ZALENSKI BARNES	
	203 926 0049	
	JOHN ANDREWS	
_	GE	
	NO: 215 354 3840	
NUMBER OF MESSAGE:	PAGES (INCLUDING LEAD PAGE): 3 MORE FOR NOUS PER YOUR 10 5 2/7/91	•
	· · · · · · · · · · · · · · · · · · ·	
		_
-		

Andry J. L. Andrews

FORM	
1-	
INPUT	
LIBRARY	
3 PARTS	
DMSP 5D3 PANTS LIBRARY INPU	

				7 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5			•
2	Rad Lw				_	Darnes p	ጽ ጁ
	Darman	10.00	Test	O.M. R.Y.S.	Test 1 vi	2	-,
0.5	10	0.00 P	Conditions	-	. –(Source	Testad
	070	0.01	TOTAL SIL		-30	1	Meth
	TEST NEEDED	3	PRTOR DIE	3			
10			1				
8 -	0.0550 FF	-0.04 V	V05=19V, ID=14	47	18	1,000	
0,0		7 60.0-			200	Lanku	SIL
10	14.74	>	->		3 5		
s	1 10 170		105=101/45=-5V		200	7011	
9.5						\top	775
	+	# F F F	9		2		
- b	0-00 7 77	4 × A	VDG=131			7	
	+	an A	7			EVALCIA	
5 0	7		Vnc - 511				
5	1 Tugo	3 8				EVALUA	
72	Rol	1	4	7,	10155		T
~	HOL		13V	REV	320	K9159	350
S.	AVOS	7 m > 0			100	+	4
-	A VOS	0.0	NS = 50-0	REV.		-	
5	OTOS	4 2 4					
	A I os	+		REV.			
5	078		45-30-0				T
	DIB			REV			T
	•	251					

FORE
INPUT
ARITS LIBRARY
DMSP 503 P

						3	Bernes 45 12	ጂ
Generic Part	Rad Lv					ı	2)
Member				Test	DEMIKA	Test Ly	4	17
101014	(Parameter	Trans	Conditions	ດ •	Knaderfell		8 0-1
1N 5393	8	SIR	O.BnA	VR=10V	JAMTXV	200		Mig.
		DIR	0.4 n.A	VR=30 1	7/7/4	820	120181	725
	7	SIR	2 2 10	>				
IN 5617	10	VBKON	3 80 V	1550 LE				
	5		410 V	1.30]	EVALTA	
	۲۲	-	4300					
LMIDIA	2.5	DIOS		Vec=+1 121	1770			
	2,5	A ABL		A (1-7)	S S	250	D0029	LINT,
LM 101A		101	0.0					
2N3432A	n	X 1/1 +E	2	COM MENDED				
	,,	7 / 10 1.		Ic= 34mA	JANS	500	JP1.81-42	14
	\		0.12			,	3	1
	-		40.0	-				
104/11	rv	ላ አ ች		+3- 1/2 mon				
				Him. 1/ -27			H5084	
244236	7							
2N 4239	₹	Cevalina	41.3/2					
2 N3965	,	1	27/2/2					
2 N 3978		CYOLINE	4					
2000		as rating	by 3/23					T
		>	·					T
	<u> </u>		7			_		<u>.</u>

2 1A,91



GENERAL ELECTRIC COMPANY ASTRO SPACE DIVISION VALLEY FORGE SPACE CENTER SURVIVABILITY ENGINEERING - BLDG. 100, ROOM M5016 KING OF PRUSSIA, PA 19406

	FAX NO: DIALCOMM: VERIFICATION NO:		
TO:	Carrol FDO (C 0: 503 - 0	Klech rp. 724-17 26-103	 17 30
DATE: \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	imes Cole	man.	
NUMBER OF PA MESSAGE: CA This is requeste Analysis.	AGES (INCLUDING LEAD ARROll, most of the by to complet Additional day on Monday.	PAGE): Co data that you the Worst ta will be	Case

Test Candidates (for Barnes)

2 N 3970

100, 300, 700, 1200, 1800 KRads

2N4236 7

50 ,100 , 500, 1000, 1500

2N 3965 25, 50,100

J. Circlans 1-24-94 DMSP 5D3 PARTS LIBRARY INPUT FORM

(BARNES REQUERED DATA PP 1-3)

				DAMAGO	REGUIRED DATH	LED DA	TR PP1-5)	
Generic Part Mumber	Rad Lvi		Description of the second	•	REMARKS	Test Lvi	Data	Total
2N 4868 FI	100	ATC C	0.3 m A	Conditions)	-		Mfgr.
		2004		> C -57 >		100	JPL-VI	SIL
		2773	٥	ID I 13 2 m Rand				
			٠	V25=5V				1
	و	DIGS	35m#					
	9	6965	0					
)						
2 N2484	_	D 1/h te	0.042	VCE=3 V.		100	+ - 10+	No art
				ICTIMA		3	アハーフェラ	41914
3N3972	3	SIDG0	7.5 n.A	VOG=10V		2 m	+0 10 10+	3
	2	A10G0	12 m A	VOGEIOV		700	7	NTC.
2N3965.		See below			TEST			
	·	•						
ACOGENY	0.5	61/hFE	0,005	ICE IM A VCE		256	10101	
				= 5.V		,		M0 1 K
LM to I.A	0,5	6 A0L .	BPOIT	V=±15V,5mA		50	TO1 107	V)(V
i						T	7.3	3
LM 108ARH	0,5	DIB	-2.5mA	VS=±15V		180	83163	AKC
		See below	for gontlis	untion		,	7	7
2 N3970		14'1		WOULD MESO	GET			
		DATA FOR		SAME FAMILY	SEE			1
			DEGATTNAS	RMSEN	1		1	

2N +391, 1 14.0.

-

mayet J. Andrews

DMSP 5D3 PARTS LIBRARY INPUT FORM

				BARNES REG	REGUTATION			
Generic Part	RadLy					HIVA	PP T-5	
Number	•	Parameter	Deration	Test	REMARYS	Test Lvi	Data	1.t.0
1105617	18	BUBR	701	Conditions)	Krads(Si)	Source	A No.
	5	AVRQ	100	4=50MH			LM-M/S	
			5	1 = 50 MA			- WG3B	
2N3499	0,5	71/10	7100	- 1				·
	8		0.00	T	3N3561	280	JPL-VI	MOTA
				日でするかり				
2N4236		TEST RECO	RECONMENTEDINER					
2 24239		1	000000	WEED 6 SAMPLES	LES			
		- 1	C Servicus Survicus S	NEED 6 SAM	PLES			
- Nerson	£		·		:			
1000		d T O	± 5MA	VS=15V		T	3 3 0 1 7	
	20	DIP	128 1. D	7077		v	F1185A 1	MoTA
·	2			100				
	20			7525				
			TAOAT	12 = 25 /				
1N5617	30	AVRR	17 71					
			> 6	HWDC=T		7	1M-M1	
1N5297	30	DIPH	TH C14					T
	30		\dagger	75 57		5 F	FIIB5A M	MOTA
			\dagger	V5) = 5V				
1N4104	30	AVF	Soan	† † / / / / / / / / / / / / / / / / / /	+			T
				HWYOLL				
								Ī

16/28/

Angyt J. Andrews

3
Q
0
ш
۲
Ž
5
H
BRARY
≨
8
PARTS LI
H
Z
2
20
MSP
₹

				(BAR	BARNES	8 # 13 1 JT	774 438	L 70
Generic Part	Rad Lvi			'1	1	7	CALLER ON IN PERSON	1773-
Number	•	Parameter	Derations	30	REMIN 3	Test Lvi	Data	Testage
1 N3154	20	カスダ	\ \ \ -	TE YOLL A		Krads(SI)	Source	Mfgr.
				# L - 0 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2			18-ES	
Q FIFTY	-		LEST RECO	KECOM MENDED A				
1104 4-8	0	D V F	0.6 mV	IF-0.1 TH		540	EVAI TA	
1N 5312	0 (-	AIP	#13.40	701.107		- 1	5,1	
				20110		500	F 1185A	MOTA
1 N 5291	7	C t <	i					
	•	777	VIM C	V5 = 7V		500	FII85A	MOTA
			`					
1N4148	0	DIR	200 m A	VR= 1811		747		
	0	カクな	7 th 9	7 1 1 2 2		300	CIN EVAL	LWJ
	2	AVE	77.77	THE CHAINS				
		- 1	۸۷. C : O	11 20,1mg				
HRETENA	જ	DI/AFE	9000	TC=ImMKEIU			1	
	01		0.075	A			F1054K	
	20		4010					
			4					
2N4393	3	D IDOOFE)	O w O			- 1		
	26	V T N A + V	1		7	530	INTE	とだし
	1	17 4 D 0 FF	-	VDS:10V, V655-5V		2000		
	7	D V65	0:14	105=101		500		
	%	D V65	1.80	VDS=10V		2000		
		, 				,		T
								•

124,91

	7 00 M
	•
DMSP 502 DA STORY	TOOUL TOOUL

	1-2) Tetal	<u> </u>					Ì
7.72 2.00	Para Source	O C C C C C C C C C C C C C C C C C C C			NSREC-72 CORPACE WEC CUSTM		Tews
REQUIRED DATH		0001	000			a	Andret J. Andrews
	Conditions $S = 10 V$	05=10V 05=12V GS=-12V GS=-12V	8			W.W.	A Andry
BARNES		VDS=10V VDS=10V VGS=-12V VGS=-12V	39 70 Deratings		16=10KONM 16=30MA	IC= 0.2mA	
	Jeraling + 20mV	2524 2524 252A	See 2N3	0.8mV -1.4mg	0025 006 006	10015 1006 1006	300,
	AVG SOFT	DVGS ADJESS DIGSS	DV65 Dg85				•
RadLvi	1-15	2 4 4 2 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	5,10 Ages	$ \cdot $	79 14	Q	
Generic Part	2N3970		Cont in we Lim	#		12 - SE	? ~
	Z Z		Cont in Land	1020/C			10%

GENERAL 🍘 ELECTRIC		*CLASS. LTR.	OPERATION	PROGRAM	SEQUENCE HO.	REV. LTR.	
SPACE DIVISION PHILADELPHIA	PIR NO.	U	_ 1M93	- DMSP	- 3648	D	
PROGRAM INFORMATION REQUEST/RELEASE	"USE "C" FOR CLASSIFIED AND "U" FOR UKCLASSIFIED						
FROM	·	TO					
John Andrews :		Tom	Linnen (1	10)			
DATE SENT DATE INFO. REQUIRED PROJECT	AND REQ.			EFERENCE D	IR. NO.		
JAN. 11,1991							
SUBJECT			<u>-</u>				
DMSP 5D3/NSUS RADIATION DERATINGS							
INFORMATION REQUESTED/RELEASED			- · · · 				
1. SUMMARY							
Forge and East Windsor staff has A vertical bar in the left margin Rev. C issue. These changes affect of alternate parts less sensitive of Missing deratings for about three following development testing. DISTRIBUTION:	of Tab t abou or hare	le 2 indica t 5% of the dened again	ites a che parts a	ange frond nd inclueffects.	ude addition	S	
L. Jeffers XCJ (14/9/ H. O'Donnell J. Greenbaum M. Robertson J. Coleman C. Reinhardt K. Cornman C. Bowman EW 412-2-111 S. Olson EW S. Seehra EW 412-2-111 K. Hilyard EW 412-2-111 S. Baron EW 412-2-111 S. Baron EW 414-67 L. Krawitz EW 414-67 T. Sterner D. Tasca R. Fair							

PAGE NO. #RETENTION REQUIREMENTS

COPIES FOR MASTERS FOR

1 MO. 3 MOS.
 3 MOS. 6 MOS.
 6 MOS.
 12 MOS.

_____ MOS.

For some parts only one vendor's parts can meet the stated derating; remarks 3 surface this limitation; this is especially true for CMOS technology.

In some instances a vendor makes parts in both soft and hard processes. The hard parts may have a substantial impact on procurement costs whereas soft parts usage may have an impact on shielding costs.

5. METHODOLOGY OF DERATING

The methodology of deratings usually employed here is as follows: An applicable data set is found (vendor, environment, etc.) and then the mean (x) and standard deviation (sigma) are located or determined for each parameter. The derating for each parameter is developed by summing the mean and ± 5.54 sigmas and then rounding up to the next round number (i.e. 1.97 is rounded to 2.0) at each test radiation level of interest. Files are maintained in Survivability Engineering to show calculations and/or generate additional deratings as appropriate.

Resultant deratings are related to device radiation capability and are not likely to be exceeded in subsequent hardness assurance testing at the cited radiation level.

c	J
ш	1
TARI	Š

GENERIC DESCRIPTION PART NUMBER LEGGE IN PROPERIOR PART NUMBER				15N/2US 45k	IS BANIATION NEG	1AT 1911 C	1	
STACK DESCRIPTION PART NUMBER LEVEL PARAMETER DEFIATING CONDITIONS			•	RAD	TA WAT LUT TON TO	CONTING	PABE: 1	DATE:01-14-1991
SWALL SIBNAL JANSING45-1 S DELTA IR 10 uh VR = 28 V	GENERIC	DESCRIPTION	PAPT NUMBER	TEVEL.	PARAMETER	. DERATING	CONDITIONS	REMARKS3
RECIFIER JANSINA45-1 BELTA VF 30 mV IF = 0.1 A	1N645-1	SMALL SIGNAL	JANSIN645-1		DELTA IR	10 uA		
RECIFIER JANSINA4-1 S DELTA IR	:				DELTA VF	30 mV	11	
STACKER JANSIN 144-1 SCHELA JANSIN 144-1 SCHERAL JANSIN 144-1 SCHERA JANSIN 144-2 SCHERA JANSIN 144-1 SCHERA JANSIN 144-2 SCHERA JANSIN 144-3 SCHERA JANSIN 144-4 SCHERA SCHE	45-1	RECTIFIER	JANS1N645-1				,	
GENERAL PURPOSE JANSIN647-1	45-1	SHALL SIGNAL	JANS1N645-1					
TENER 3.3V 3451310-2 5 5 5 6 7 2 2 1 1 1 1 1 1 1 1	47-1	GENERAL PURPOSE	JAN51N647-1	z.	DELTA IR	10 uA	11	
			•		DELTA VF	30 ₪	н	
1	1-69-1	ZENER 3.3V	2613110-2	ς.	DELTA VZ		**	
	17A-1	VOLT REGULATOR	34054666-001	٠.	DELTA VZ	~		
	1- ý 8	ZENER 3.9V	2613110-3	· Ko	DELTA VZ	٠.	2 2	
VOLT REGULATOR 34054667-001 VOLT REGULATOR 34054667-001 SELTA VI VOLT REGULATOR 3405467-001 SELTA VI VOLT REFERENCE 3405401-001 SELTA VI VOLT REF	1A-1	ZENER 5.1V	2613110-4		DFI TA V7		2 2	
-1 VOLT REGULATOR 3405468-001 5 DELTA V? +/- 2 X 17 = 20 mA -1 LENER 6.8V JANSIN7540-1 -1 LENER 6.8V JANSIN7540-1 -1 LENER 6.8V JANSIN7540-1 -1 LENER 6.8V JANSIN7560-1 -1 LENER 6.8V JANSIN7560-1 -1 LENER 8.2V JANSIN7560-1 -1 LENER 8.2V JANSIN7560-1 -1 LENER 8.2V JANSIN7560-1 -1 VOLT REGULATOR JANSIN7770-1 -1 VOLT REGULATOR JANSIN7770-1 -1 VOLT REGULATOR JANSIN7770-1 -1 LENER 12V JANSIN17770-1 -1 LENER 12V JANSIN7770-1 -1 LENER 12V JANSIN77770-1 -1 LENER 12V JANSIN77770-1 -1 LENER 12V JANSIN77770-1 -1 LENER 12V JANSIN7770-1 -1 LENER 20V JANSIN7770-1 -1 LENER 20 V JANSIN 20V JANS	14-1	VOLT REGULATOR	34054667-001	•	4) 	
VOLT REGULATOR 3405468-001 5 DELTA VI	24-1	VOLT REG	317839-001	.	DEI TA V7		•	
1-1 IENER 6.8V JANSIN75A4-1 1-1 IENER 6.8V JANSIN75A4-1 1-1 IENER 6.8V 5961012352222 5 DELIA VI +/- 2 \	3A-1	VOLT REGULATOR	34054668-001	· 10	DELTA VZ		1 11	
1 1ENER 6.8V \$94012332222 5 DELTA VI ++- 2 I 17 = 20 mA	4A-1	ZENER 6.8V	JANSIN7548-1	•	! !		7	
SMITCHING	4A-1	ZENER 6.8V	596101235222	u-	DEI TA U7	c	č	
1.1 ZENER B.2V JANSIN756A-1 5 DELTA VI +/- 2 I II 20 mA -1. ZENER B.2V JANSIN756A-1 5 DELTA VI +/- 2 II 20 mA -1. VOLT REGILATOR JANSIN756A-1 5 DELTA VI +/- 2 II 20 mA -1. ZENER IZV JANSIN756A-1 5 DELTA VI +/- 2 II 20 mA -1. ZENER IZV JANSIN756A-1 5 DELTA VI +/- 2 II 20 mA -1. ZENER IZV JANSIN756A-1 5 DELTA VI -/- 2 II -/- 2	4A-1	SWITCHING	JANS1N754A-1		***	•	2	
-1 ZEWER 8.2V JANSIN736A-1 5 DELTA VZ +/- 2 Z 17 = 20 mA -1 VOLT REG 317839-005 -1 VOLT REG 317839-005 -1 LEMER 12V JANSIN757A-1 5 DELTA VZ +/- 2 Z 17 = 20 mA -1 ZEMER 12V JANSIN757A-1 -1 JEMER 12V JANSIN737A-1 -1 JEMER 18V JANSIN957B-1 -1 ZEMER 18V JANSIN957B-1 -1 ZEMER 18V JANSIN957B-1 -1 ZEMER 18V JANSIN958-1 -1 ZEMER 2V JANSIN958-1 -1 ZEMER 2V JANSIN958-1 -1 ZEMER 3V JANSIN95	6A	VOLT REG	JANS1N756A-1					
11 VOLT REGILATOR 317839-005 12 VOLT REGILATOR JANSIN7574-1 5 DELTA VZ +/- Z 1 17 = 20 mA 12 INCL TREGILATOR JANSIN7574-1 5 DELTA VZ +/- Z 1 17 = 20 mA 13 INCL TREGILATOR JANSIN7574-1 5 DELTA VZ +/- Z 1 17 = 20 mA 14 INCL TREFERENCE 3405469-001 5 DELTA VZ 0.02 V 17 = 7.5 mA 15 INCL TREFERENCE 3405469-001 5 DELTA VZ 0.05 V 17 = 7.5 mA 16 INCL TREFERENCE 3405469-001 5 DELTA VZ 0.05 V 17 = 7.5 mA 17 INCL TREFERENCE 3405469-001 5 DELTA VZ 0.05 V 17 = 7.5 mA 18 INCL TREFERENCE 3405469-001 5 DELTA VZ 0.05 V 17 = 7.5 mA 19 INCL TREFERENCE 3405469-001 5 DELTA VZ 0.05 V 17 = 5.2 mA 11 INCL TREFERENCE 3405469-001 5 DELTA VZ 0.2 V 17 = 5.2 mA 12 INCL TREFERENCE 3405469-001 5 DELTA VZ 0.2 V 17 = 5.2 mA 14 INCL TREFERENCE 3405469-001 5 DELTA VZ 0.2 V 17 = 5.2 mA 15 INCL TREFERENCE 3405469-001 5 DELTA VZ 0.2 V 17 = 5.2 mA 16 INCL TREFERENCE 3405469-001 5 DELTA VZ 0.2 V 17 = 5.2 mA 17 INCL TREFERENCE 3405469-001 5 DELTA VZ 0.0 MA VR = 50 V 18 INCL TREFERENCE 3405469-001 5 DELTA VZ 0.0 MA VR = 100 V	5A-1	ZENER 8.2V	JANS1N756A-1		DELTA VZ	1/- 2 %	н	
1 VOLT REGULATOR JANSIN757A-1 5 DELTA VZ +/- Z Z IZ = 20 mA 2 ZENER 12V JANSIN759A-1 5 DELTA VZ +/- Z Z IZ = 20 mA 2 ZENER 12V JANSIN759A-1 5 DELTA VZ +/- Z Z IZ = 20 mA 2 ZENER 12V S961012352225 5 DELTA VZ 0.02 V IZ = 7.5 mA 2 ZENER 12V S40101235225 5 DELTA VZ 0.02 V IZ = 7.5 mA 2 ZENER 12V S40101235229 5 DELTA VZ 0.02 V IZ = 7.5 mA 3 VOLT REFERENCE 34034649-001 5 DELTA VZ 0.05 V IZ = 7.5 mA 4 VOLT REFERENCE 3403411-001 5 DELTA VZ 0.05 V IZ = 7.5 mA 5 ZENER 18V JANSIN4078P-1 1 ZENER 18V 340364-9716-59638 5 DELTA VZ 0.2 V IZ = 5.2 mA 5 ZENER 20V JANSIN938P-1 5 DELTA VZ 0.2 V IZ = 5.2 mA 5 ZENER 20V JANSIN938P-1 5 DELTA VZ 0.2 V IZ = 3.8 mA 5 ZENER 33V JANSIN938P-1 5 DELTA VZ 0.2 V IZ = 1.8 mA 5 ZENER 33V JANSIN938P-1 5 DELTA VZ 0.2 V IZ = 1.8 mA 5 ZENER 33V JANSIN938P-1 5 DELTA VZ 0.2 V IZ = 1.8 mA 5 ZENER 33V JANSIN938P-1 5 DELTA VZ 0.2 V IZ = 1.8 mA 5 ZENER 33V JANSIN938P-1 5 DELTA VZ 0.2 V IZ = 1.8 mA 5 ZENER 33V JANSIN938P-1 5 DELTA VZ 0.2 V IZ = 1.8 mA 5 ZENER 33V JANSIN938P-1 5 DELTA VZ 0.2 V IZ = 1.8 mA 5 ZENER 33V JANSIN938P-1 5 DELTA VZ 0.2 V IZ = 1.8 mA 5 ZENER 33V JANSIN938P-1 5 DELTA VZ 0.2 V IZ = 1.8 mA 5 ZENER 33V JANSIN938P-1 5 DELTA VZ 0.2 V IZ = 1.8 mA 5 ZENER 33V JANSIN938P-1 5 DELTA VZ 0.2 V IZ = 1.8 mA 5 ZENER 33V JANSIN938P-1 5 DELTA VZ 0.2 V IZ = 1.8 mA 5 ZENER 33V JANSIN938P-1 5 DELTA VZ 0.2 V IZ = 1.8 mA 5 ZENER 33V JANSIN938P-1 5 DELTA VZ 0.2 V IZ = 1.8 mA 5 ZENER 33V JANSIN938P-1 5 DELTA VZ 0.2 V IZ = 1.8 mA 5 ZENER 33V JANSIN938P-1 5 DELTA VZ 0.2 V IZ = 1.8 mA 5 ZENER 33V JANSIN938P-1 5 DELTA VZ 0.2 V IZ = 1.8 mA 5 ZENER 33V JANSIN938P-1 5 DELTA VZ 0.2 V IZ = 1.8 mA 5 ZENER 33V JANSIN938P-1 5 DELTA VZ 0.2 V IZ = 1.8 mA 5 ZENER 34 MZ 0.2 MZ 0.2 MZ 0.2 V IZ = 1.8 mA 5 ZENER 34 MZ 0.2 MZ 0.2 MZ 0.2 V IZ = 1.8 mA 5 ZENER 35 MZ 0.2 MZ 0.2 MZ 0.2 V IZ = 1.8 mA 5 ZENER 35 MZ 0.2 MZ 0.2 MZ 0.2 V IZ = 1.8 mA 5 ZENER 35 MZ 0.2 MZ 0.2 MZ 0.2 V IZ = 1.8 mA 5 ZENER 35 MZ 0.2 MZ 0.2 MZ 0.2 MZ 0.2 V IZ = 1.8 mA 5 ZENER 35 MZ 0.2 MZ 0.2 MZ 0.2 MZ 0.2 MZ 0.2 V IZ =	SA-1	VOLT REG	317839-005			: :	-	3
	7A-1	VOLT REGULATOR	JANS1N757A-1	ĸ	DELTA VZ	7.2-/+	= 20 •0	^
1 1 1 1 1 1 1 1 1 1	J-₩	ZENER 12V	JANSIN759A-1			: :		
VOLTAGE REF 2613110-5 5 DELTA VI 0.02 V 17 = ZENER 2613120-2 5 DELTA VI 0.02 V 17 = VOLT REFERENCE 3405469-001 5 DELTA VI 0.05 V 17 = 1 VOLTAGE REF 2613110-6 5 DELTA VI 0.05 V 17 = 1 VOLTAGE REF 3405411-001 5 DELTA VI 0.05 V 17 = 1 ZENER 49868-9716-5965B 5 DELTA VI 0.01 V 17 = 1 ZENER 18V 3ANS1N967B-1 5 DELTA VI 0.2 V 17 = 1 ZENER 18V 3ANS1N968B-1 5 DELTA VI 0.2 V 17 = 1 ZENER 20V 3ANS1N978B-1 5 DELTA VI 0.4 V 17 = 1 ZENER 33V JANS1N981B-1 5 DELTA VI 0.4 V 17 = 1 VOLTAGE REBULATOR 2613110-7 5 DELTA VI 0.04 V 17 = 1 VOLTAGE	.B-1	ZENER 12V	5961012352225	N ₂	DELTA VZ	1/- 2 1	н	
ZENER 2613120-2 VOLT REFERENCE 3405469-001 5 DELTA VZ 0.02 V 17 = VOLT REFERENCE 3405469-001 5 DELTA VZ 0.05 V 17 = 1 VOLT REFERENCE 34058411-001 5 DELTA VZ 0.05 V 17 = 1 ZENER 49868-9716-59658 5 DELTA VZ -0.1 V 17 = 1 ZENER 18V JANSIN967B-1 5 DELTA VZ 0.2 V 17 = 1 ZENER 18V JANSIN968B-1 5 DELTA VZ 0.2 V 17 = 1 ZENER 20V JANSIN968B-1 5 DELTA VZ 0.4 V 17 = 1 ZENER 20V JANSIN9738-1 5 DELTA VZ 0.4 V 17 = 1 ZENER 33V JANSIN9738-1 5 DELTA VZ -5 V 17 = 1 ZENER 33V JANSIN981B-1 5 DELTA VZ -5 V 17 = 1 VOLTAGE REGULATOR 2613110-7 5 DELTA VZ -	Ξ	VOLTAGE REF	2613110-5	50	DELTA VZ	0.02 V	"	
VOLT REFERENCE 34054649-001 5 DELTA VZ 0.02 V 1Z 1 VOLTAGE REF 2613110-6 5 DELTA VZ 0.05 V 1Z 1 VOLT REFERENCE 34058411-001 5 DELTA VZ -0.1 V 1Z 1 TENER 49868-9716-59658 5 DELTA VZ -0.1 V 1Z 1 TENER 18V JANSIN967B-1 5 DELTA VZ 0.2 V 1Z 1 ZENER 18V JANSIN968B-1 5 DELTA VZ 0.2 V 1Z 1 ZENER 20V JANSIN968B-1 5 DELTA VZ 0.4 V 1Z 1 ZENER 20V JANSIN9738-1 5 DELTA VZ 0.4 V 1Z 1 ZENER 33V JANSIN981B-1 5 DELTA VZ -5 V 1Z 1 VOLTAGE REGULATOR JANSIN981B-1 5 DELTA VZ -5 V 1Z 1 VOLTAGE REGULATOR JANSIN981B-1 5 DELTA VZ -5 V 1Z <td><u>-</u></td> <td>ZENER</td> <td>2613120-2</td> <td></td> <td></td> <td></td> <td></td> <td></td>	<u>-</u>	ZENER	2613120-2					
VOLTAGE REF 2613110-6 5 DELTA VZ 0.05 V 17 = 1 VOLT REFERENCE 34058411-001 5 DELTA VZ -0.1 V 17 = 1 ZENER 49868-9716-59658 5 DELTA VZ -0.1 V 17 = 1 ZENER 18V JANSIN967B-1 5 DELTA VZ 0.2 V 17 = 1 ZENER 18V 5961012359290 5 DELTA VZ 0.2 V 17 = 1 ZENER 20V 3961012359291 5 DELTA VZ 0.2 V 17 = 1 ZENER 20V 3961012359291 5 DELTA VZ 0.4 V 17 = 1 ZENER 33V JANSIN938-1 5 DELTA VZ -5 V 17 = 1 VULTAGE REGULATOR JANSIN938-1 5 DELTA VZ -5 V 17 = 1 VULTAGE REGULATOR JANSIN938-1 5 DELTA VZ -5 V 17 = 1 VULTAGE REGULATOR 2613110-7 5 DELTA VZ -5 V 17 = <td>-1</td> <td>VOLT REFERENCE</td> <td>34054669-001</td> <td>n.</td> <td>DELTA VZ</td> <td>0.02 V</td> <td>2 7 5</td> <td></td>	-1	VOLT REFERENCE	34054669-001	n.	DELTA VZ	0.02 V	2 7 5	
VOLT REFERENCE 34058411-001 5 DELTA VI -0.1 V II = IENER	.e.	VOLTAGE REF	2613110-6	2	DELTA VZ	0.05 V		
TENER	38-1	VOLT REFERENCE	34058411-001	5	DELTA VZ	-0.1 V		
1 I ZENER 18V JANS1N967B-1 1 I ZENER 18V	1-8	ZENER	49868-9716-S965B	ري.		V 1.0+		
1 1 1 1 1 1 1 1 1 1	F-1	ZENER 18V	JANS1N967B-1	•			2	
1 ZENER 49868-9716-59678 12 ZENER 20V JANSIN968B-1 5 DELTA VZ 0.2 V 12	F-1	ZENER 18V .	5961012359290	ī.	DFI TA V7	0 2 0	-	
1 ZENER 20V JANSIN96BB-1 1 ZENER 20V 5961012359291 5 DELTA VZ 0.2 V 17 = 1	·8-1	ZENER	49868-9716-59678		•	•	•	
1 ZENER 20V 5961012359291 5 DELTA VZ 0.2 V 17 = 1 ZENER 33V JANSIN9738-1 5 DELTA VZ 0.4 V 17 = 1 VOLTAGE REGULATOR JANSIN9B1B-1 5 DELTA VZ -5 V 17 = 1 DELTA VZ -5 V 17 = 1 DELTA RECTIFIER 2613110-7 5 DELTA IR 200 nA VR = 1 DELTA RECTIFIER 2613110-7 5 DEL	B-1	ZENER 20V	JANSIN968B-1					
1 ZENER 33V JANSIN978-1 5 DELTA VZ 0.4 V 17 = 12 = 12 = 12 = 12 = 13 = 14 × 2.5 V 17 = 12 = 15 × 2.5 V 17 = 16 × 2.5 V 17 = 17 = 16 × 2.5 V 17 = 16 × 2.5 V 17 = 17 × 2.5 V 17 = 17 × 2.5 V 17 = 17 × 2.5 V 17 × 2.	1-8	ZENER 20V	5961012359291	'n	DELTA V7	V C 0	ı	
1 VOLTAGE REGULATOR JANSIN9818-1 5 DELTA VZ -5 V 17 = DELTA VZ -5 V 17 = DELTA IR 10 nA VR = RECTIFIER 2613110-7 5 DELTA IR 200 nA VR = RECTIFIER 261 N	SB-1	ZENER 33V	JANSIN9738-1		DELTA V7	0 T O	, ,	
RECTIFIER 2613110-7 5 DELTA IR 200 nA VR = NELTA IR	-B-1	VOLTAGE REGULATOR	JANS1N9818-1		DELTA V7			
RECTIFIER 2613110-7 5 DELTA IR 200 nA VR = NEITA US A LU						÷ • •	ı	
THE TOTAL OF THE T	12A	RECTIFIER	2613110-7		DEI TA 10	HH OVC	14	
			3413434	,	DEL 14 18	700 UH	14	

DATE:01-14-1991	REMARKS3									Same family as IN4104.				Same Tamily as IN4104.	,	VH7.1.A.V							DIE SIMILAK IU IN4148			JANTAG	*						Same Leasing as Indoon.	: : :	OHM! XV				MOTOR CONCESS	MOTOL CONCLINE
PAGE: 2	OPERATING CONDITIONS	17 = 19 mA	17 = 10 mA		10					H 057 = 11	15 = 1 • 6	15 = 250 t.A	11 - 250 un	H 007 - 11	1F - 230 BH		1			2 4 dh	۱ ۱) i	1		IF = 3 A	11	IF = 5 mA			17 = 0.5 a4	"	10	t	•	He I = 71	12 = 1 mA	17 = 1 mA	IZ = 0.25 mg	
RATINGS	DERATING	-0.5 V	-0.18 V	20 uA	3 7	10 nA			0 20 0	A 70.0	0.02 V	0.63.0	0 03 0	n 20 0	. O. O.	Λ • 02				50 nd	N	\$ 1.5	n			0.13 V	S uA	0.027			-0.07 V	-0.07 V	0.07 V	-0.05 V	-0.050	V.V.V.	-0.05 V	-0.05 V	-0.05 V	,
DMSP 503/NSUS RADIATION DERATINGS	PARAMÈTER	DELTA VZ	DELTA VZ	DELTA IR	DELTA VZ	DELTA IR			DEI TO UE		DELTA VF	DELTA VE	DEL TA VE	DEI TA VE	DELTA 18	DEI 1A VF				DEL TA 19	DEI TA VE	DEL TA TR	DELTA VE			DELTA VF	DELTA YR	ΥF			DELTA VZ	DELTA VZ	DELTA VZ	DELTA VZ	NEI 10 U7	DCLIB 71	DELTA VZ	DELTA VZ	DELTA VZ	
SP 503/NS	LEVEL	5	Ś	3		ν.					2	5	· C	. u-:	. rc					ç	,	U -2				5		5			,	5	5	2	٠.	, u	"	'n	~	
¥0	PART NUMBER	49868-9716-30238	49868-9716-3154	3261143-1		2613110-8	JANTXV1N3595-00#	317839-002	34054711-001	JANTXVIN4104-00H	317839-003		JANTXVIN4108-00W		JANS1N4148-1		5961012352206	JANS1N4148-1	JANSIN4148-1	5961012352207		2613110-10		49848-9714-4153	JANTXVIN4245	97009-000-453		JANTXVIN4371A	34058412-001	34064306-001	34054670-001	JANT XVIN4567A	2613110-11	97009-000-454	2613110-12	JANITY UNAS726	447.547.144.144.144.144.144.144.144.144.144.1	BO/CONTAY INCO	2613110-13	1-0012176
	DESCRIPTION	ZENER	VOLTAGE REFERENCE	ZENER, HI-SURGE		SNITCHING	RECTIFIER	VOLT REG	VOLT REGULATOR	ZENER	VOLT REG		ZENER	ZENER	SWITCHING		SWITCHING	SWITCHING	SWITCHING	SWITCHING		SWITCHING		SILICON SHITCHING	RECTIFIER	POWER RECTIFIER		VOLT REGULATOR	STATE THOUSE	TAMILHDRAWN:	I VOLT REFERENCE	VOLT REF	VOLTAGE REF	VOLTAGE REFERENCE	VOLTAGE REF	VOLT REFERENCE	UNIT DESCRIPTION	JOHN METENEMLE	LENER	10 10 IV
	GENERIC	1N3023B	1N3154	1N3337RB		1N3595	1N3595	1N4103	1N4103	1N4104	1N4104		1N4108	184111	1N4148		1N4148-1	1N4148-1	IN4148-1	1N4150-1		1N4153-1		IN4153-1	114245	1N4245		1N4371A	1N4454-1	1N4454-1	1N4565A	1N4567A	1N4569A	1N4571A	IN4572A	IN4572A	1145734	10/6111	1-/706HT	O7//72

SEMERIE.							
arment of				- ANDERTON	עבעאוועס	CUMULLIONS	KEMARKS3
1N4780A	ZENER	21-806-0036-00N	S.	DELTA VZ	50 aV	12 = 1 mA	RAD HARD DEVICE AVAILABLE
1140074	100 1000			DELTA IR	l uA	VR = 6 V	
# / L D F	VOLINGE MEF	1-/110107	n	DELIA VZ	A# 08		
ATOOMA	UNI TACE DEF			UCLIH 18	HI 6	۸ ۱ ۱ ۱ ۱ ۱ ۱ ۱ ۱ ۱ ۱ ۱ ۱ ۱ ۱ ۱ ۱ ۱ ۱ ۱	
L 001	י טרואמני אבר	1_7110107	rs.	DELIM V2	Λ ε .	17 = 1.0 mA	
040			,	DEL 1A 1K	An c	VR = 9 V	
184938	SHITCHING	JANTXIN4938	S	DELTA IR	30 nA	VR = 175 V	MSC OR UNITRODE
				DELTA VF	20 ₽ 0	IF = 200 mA	
IN4938-1	SWITCH/RECTIFIER	2613111-1	Ş	DELTA IR	30 nA	VR = 175 V	MSC OR UNITRODE
				DELTA VF	30 ₽	IF = 200 mA	
1N4942	SWITCH/RECTIFIER	2613110-14	S	DELTA VF	0.1 V	IF = 1 A	
1N4960	VOLT REGULATOR	JANTXVIN4960	nc.	DEL TA VZ	+/- 1.2 4	17 = 160 a4	
				DELTA IR	450 nA	VR = 9.1 V	
194961	ZENER 13V	3261429-1	ı,	DELTA VZ	4/- 1.3 V	41	
				DELTA IR	450 nA	VR = 9.9 V	
1N4973	VOLTAGE REGULATOR	97009-000-455	ı,	DELTA VZ	0.5 V	17 = 30 mA	UNING!
				DELTA IR	3 uA	VR = 30 V	
1N4979	ZENER 75 V	2613110-22	ĸ.	DELTA VZ	4/- 1 V	11	
				DELTA IR	500 nA	VR = 56 V	
1N514BA	VARACTOR	49868-9716-51489	5	DELTA CT	1 pF	#	
1N5186	RECTIFIER	317839-004	r.	DELTA VF	100 ■V	VF = 5 A	
				DELTA IR	10 uA	VR = 60 V	
1N5283	CURRENT REG	2613110-20	5	<u>a.</u>	0.209 MA MIN	C.4	
					4	•	
1N5287	CURRENT REGULATOR	JANTXV1N5287-00W	2	dI	0.314 BA MIN	V = 25 V	
,	,				0.346 mA MAX		
1N5288	CURRENT REGULATOR	JANTXV1N5288-00W	1 0	IP	0.371 BA HIN	V = 25 V	
					0.409 mA MAX		
1N5290	CURRENT REGULATOR	JANTXVIN5290-00W	ec.	IP	0.447 mA MIN	V = 25 V	
į	- !				0.493 BA MAX		
142CN1	I CURRENT REG	2613110-15	ır.	d.	4	V = 25 V	
2			ı		4		
/47CHI	LUKKENI KED	2613110-16	1 773	a	0.950 BA HIN	V = 25 V	
100301	ACTA MOTO TUTORITY				1.050 mA MAX		
(4)	CURRENI REBULBIUK	JANI XV IN5297-00M					
018510	CUKRENI REGULATOR	JANTXVIN5310	r.	IP	3.135 mA MIN	V = 25 V	
;					3.465 BA MAX		
1105512	CURRENT REGULATOR	JANTXVIN5312-00M	S	d:	3.805 aA MIN	V = 25 V	

		õ	MSP 503/NSI	DMSF 5D3/NSUS RADIATION DERATINGS RAD	ATINGS	PAGE: 4	DATE:01-14-1991
GENERIC	DESCRIPTION	PART NUMBER	LEVEL	PARAMÉTER '	DERATING	CONDITIONS	REMARKS3
7732				٠	4.095 mA MAX	1 2 3 5 6 1 4 4 4 5 5 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	3 9 5 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8
1N5417	RECTIFIER	JANSIN5416	יי טי	DELTA BV	7 OF-	11	
185417	RECTIFIER	5941019359915	-	DELIH BV) h-	IR = 50 uA	
1115417	RECTIFIER	JANSINS417					
1N5550	RECTIFIER	2613110-17					
1N5550	RECTIFIER	34062128-002					
IN5550	RECTIFIER	2613120-1	v.	DELTA IR	. Au 001	0 001 = 80	
				DELTA VF	50 aV	н	
IN5551	RECTIFIER	2613120-1	2	DELTA IR	150 nA	"	
1				DELTA VF	50 aV	18	
1N5552	RECTIFIER	2613120-1	S	DELTA IR	170 nA	VR = 300 V	
				DELTA VF	50 ■ V	IF = 3 A	
IN5615	RECTIFIER	JANSIN5615	ĸ	DELTA IR	20 uA	-	
				DELTA VF	0.12 V	IF = 3A	
105615	RECTIFIER	JANS1N5615					
1N5617	RECTIFIER	JANS1N5617	ις.	DELTA IR	2 uA	VR = 140 V	
		•	/	DELTA VF	0.12 V		
1N2656A	VOLT SUPPRESSOR	34072821-001	n,				DART OUT OF MESTER
INS711	SWITCHING	2613110-25	10	DELTA IR	100 nA	VR = 5 V	TAN OUT OF DESIGN.
	į			DELTA VF	30 ₪V	IF = 500 uA	
IN5/11	SWITCHING	JANTXVIN5711					
1N5711	SWITCHING	JANTXVIN5711					
1N5806	FAST RECOVERY	JANS1N5806	50	DELTA IR	10 uA	VR = 28 V	
	1			DELTA VF	30 ■V	H	
ADRONT	FAST RECOVERY RECT	JANTXVINSB09	2.5	DELTA IR	170 nA	VR = 50 V	
			ur.	IR	10 uA	11	
				DELTA VF	50 aV	IF = 10 mA	
				DELTA VF	100 mV	IF = 1 A	
	•			DELTA VF	50 aV	IF = 10 mA	
- 000000		:		DELTA VF	IF = 1 A		
AOBCNI AOBCNI	FAST RECOVERY RECT	JANSIN5809					
I I Beni	KECI IF IER	JANSIN5811	.	DELTA IR	10 uA	VR = 28 V	
				DELTA VF	30 ⋒V	IF = 1 A	
10501	2010		2	DELTA VF	20 ■V	IF = 1A	
010011	MEC I IF IEM	2613110-24	.	DELTA IR	10 uA	VR = 28 V	
1N5023	UNT CABBITE DEFE		ı	DELTA VF	A# 02	IF = 1 A	
270011	חטו נאחתוכת אבנו	719083-10	rc.	DELTA VF	30 mV	IF = 5 A	

DERATING IN I			HO	DHSP 503/NS	503/NSUS RADIATION DERATINGS	Y I NGS	PA6E: 5	DATE:01-14-1991
HOT CARRIER RECT 119083-2U 5 DELTA IR 20 uA	!			KAD			OPERATING	
B 25 26 26 24 24 25 24 24 25 24 24	GENERIC	DESCRIPTION	PART NUMBER	LEVEL	PARAMETER .	DERATING	CONDITIONS	REMARKS3
B 2EMER 2613113-1 5 DELTA VF 30 aV					DELTA IR	20 uA	VR = 10 VDC	
BELTA IR	829	HOT CARRIER RECT	719083-20	r	DELTA VF	30 ■V	IF = 25 A	
B ZEMER Z613113-1 5 DELTA VZ S0 aV	• ;				DELTA IR	40 uA	VR = 10 VDC	
SENER 2613113-4 DELTA IR 100 mA		ZENER	2613113-1	ç	DELTA VZ	50 aV	11 = 250 uA	
B ZENER 2613113-4 BELTA VI 200 aV					DELTA IR	100 nA	VR = 3 V	
B 1ENER 34050988-001 5 DELTA VI 200 m/V	084D	ZENER	2613113-4					
B IENER 2613113-2 5 DELTA IR 150 nA B IENER 2613113-3 5 DELTA VI 200 aV DELTA IR 100 nA DIODE ARRAY 2613113-3 5 DELTA IR 200 aV DIODE ARRAY 2613110-19 5 DELTA IR 30 nA DIODE ARRAY 2712-1 5 ALL NEGLIGIBLE EFFECT 2-83.2 HOT CARRIER 261312-1 5 ALL NEGLIGIBLE EFFECT 194-1 SCHOTTKY 8ARRIER 4949-9716-1 5 ALL NEGLIGIBLE EFFECT 194-1 SCHOTTKY 8ARRIER 49879-9716-1 5 ALL NEGLIGIBLE EFFECT 194-1 SCHOTTKY BARRIER 2613114-1 5 DELTA VF 55, -30 aV RECTIFIER 2613119-1 5 DELTA VF 55, -30 aV RECTIFIER 1 21-504-0005-10M 10 DELTA VF 55, -30 aV RECTIFIER 1 21-504-0005-10M 10 DELTA VF 50, -30 aV RECTIFIER 1 21-504-0005-10M 10 DELTA VF 50, -30 aV RECTIFIER 1 21-504-0005-10M 10 DELTA VF 50, -30 aV RECTIFIER 1 21-504-0005-10M 10 DELTA VF 50, -30 aV RECTIFIER 1 21-504-0005-10M 10 DELTA VF 50, -30 aV RECTIFIER 1 21-504-0005-10M 10 DELTA VF 50, -30 aV RECTIFIER 1 21-504-0005-10M 10 DELTA VF 50, -30 aV RECTIFIER 1 21-504-0005-10M 10 DELTA VF 50, -30 aV RECTIFIER 1 21-504-0005-10M 10 DELTA VF 50, -30 aV RECTIFIER 1 21-504-0005-10M 10 DELTA VF 50, -0.011 DELTA (1/HE) 0.0035 DELTA	086B	ZENER	34050988-001	S	DELTA VZ		12 = 10 uA	
SENER 2613113-2 5 DELTA VI 200 a/V					DELTA IR	150 nA	Ħ	
DELTA IR 150 nA	988	ZENER	2613113-2	ſĊ,	DELTA VZ	200 mV	н	
BELTA VI 200 mV						150 nA	11	
DELTA IR 200 nA DIODE ARRAY 2613110-19 5 DELTA IR 50 nA HICKOMAVE 317945 5 ALL NEGLIGIBLE EFFECT 2-8523 HOT CARRIER 2013122-1 5 ALL NEGLIGIBLE EFFECT 82-0816 SCHOTTKY APRIER 49879-7716-1 5 ALL NEGLIGIBLE EFFECT 114148-1 SWITCHING 317949 5 ALL NEGLIGIBLE EFFECT 82-0816 SCHOTTKY BARRIER 49879-7716-1 5 ALL NEGLIGIBLE EFFECT 114148-1 SWITCHING 317943 5 DELTA VF 20 mV RECTIFIER 2013114-1 5 DELTA VF 30 mV RECTIFIER 2013119-1 5 DELTA VF 30 mV RECTIFIER 1 21-504-0005-10M 10 DELTA VF 30 mV RECTIFIER 1 20-0031 DELTA (1/HE) 0.0039 DELTA (1/HE) 0.0039 DELTA (1/HE) 0.015 DELTA)91B	ZENER	2613113-3	r.	DELTA VZ	200 mV	17 = 10 uA	
DIODE ARRAY 2613110-19 5 DELTA IR 50 nA					DELTA IR	200 nA	VR = 6 V	
-0020 HICROMAVE 317945 5 ALL NEGLIGIBLE EFFECT 2-2411 SCHOTTKY 317949 5 ALL NEGLIGIBLE EFFECT 3-7949 5 ALL NEGLIGIBLE EFFECT 32-0816 SCHOTTKY BARRIER 2613122-1 5 ALL NEGLIGIBLE EFFECT 32-0816 SCHOTTKY BARRIER 49879-9716-1 5 ALL NEGLIGIBLE EFFECT 32-0815 SCHOTTKY BARRIER 49879-9716-1 5 ALL NEGLIGIBLE EFFECT 32-0815 SCHOTTKY BARRIER 49879-9716-1 5 DELTA VF 50-8V F530 AV RECTIFIER 2613114-1 5 DELTA VF 50-8V F530 AV RECTIFIER 4 21-504-0005-10M 10 DELTA VF 50-30 AV RECTIFIER 4 21-504-0005-10M 10 DELTA VF 30-8V DELTA (1/HFE) 0.0081 DELTA (1/HFE) 0.0081 DELTA (1/HFE) 0.0081 DELTA (1/HFE) 0.0032 DELTA (1/HFE) 0.0033 DELTA (1/HFE) 0.0033 DELTA (1/HFE) 0.0038 DELTA (1/HFE) 0.003	100	DIODE ARRAY	2613110-19	l.C		50 nA	- 11	
-2411 SCHOTTKY 317949 5 ALL NEGLIGIBLE EFFECT 2-8523 HOT CARRIER 26.13122-1 5 ALL NEGLIGIBLE EFFECT 82-0816 SCHOTTKY BARRIER 49879-9716-1 5 ALL NEGLIGIBLE EFFECT 1.04140-1 SMITCHING JANSIN4148-1 5 DELTA VF 20 mV 26.13114-1 5 DELTA VF 530 mV RCTIFIER 26.13114-1 5 DELTA VF 530 mV BECTIFIER 26.13119-1 5 DELTA VF 30 mV DELTA VF 30 m	082-0020	MICROMAVE	317945	5	ALL	NEGLIGIBLE EFFECT		
2-8523 HOT CARRIER 2613122-1 5 ALL NEGLIGIBLE EFFECT 82-0816 SCHOTTKY BARRIER 49879-9716-1 5 ALL NEGLIGIBLE EFFECT 1M4140-1 SMITCHING JANSIN4140-1 5 DELTA VF 20 mV 2613114-1 5 DELTA VF 530 mV ACTIFIER 2613119-1 5 DELTA VF 530 mV ACTIFIER 2613119-1 5 DELTA VF 530 mV ACTIFIER 2613119-1 5 DELTA VF 50 mV 30 mV ACTIFIER 3 21-504-0005-10M 10 DELTA VF 30 mV DELTA VF 6.0011 DELTA VF 6.0011 DELTA VF 6.0011 DELTA (I/HFE) 0.0011 DELTA (I/HFE) 0.0011 DELTA (I/HFE) 0.0039 DELTA (I/HFE) 0.0045 DELTA (I/HFE) 0.004)82-2411	SCHOTTKY	317949	(C)	ALL	NEGL 161BLE EFFECT		
82-0816 SCHOTTKY BARRIER 49879-9716-1 5 ALL NEGLIGIBLE EFFECT 1M4148-1 SWITCHING JANSIM4148-1 5 DELTA VF 20 mV SCHOTTKY 2613114-1 5 DELTA VF 45, -30 mV RECTIFIER 2613119-1 5 DELTA VF 30 mV RECTIFIER , 21-504-0005-10M 10 DELTA VFF 0.0081 DELTA (1/HFE) 0.0082 DELTA (1/HFE) 0.0083 DELTA (1/HFE) 0.015 DELTA (1/HFE) 0.015 DELTA (1/HFE) 0.016 DELTA (1/HFE) 0.018	5082-8523	HOT CARRIER	2613122-1	.	ALL	NEGLIGIBLE EFFECT		
1M4148-1 SWITCHING 1AMSIN4148-1 NIXER, NICROMAVE 317943 SCHOTTKY 2613114-1 SCHOIT VF +5, -30 mV RECTIFIER LOBELTA VF +5, -30 mV RECTIFIER LOBELTA VF +5, -30 mV RECTIFIER LOBELTA VF -5, -30 mV RECTIFIE	15082-0816	SCHOTTKY BARRIER	1-91/6-6/864	ır.	III	NFG IGIBLE EFFET		
9A HIXER, HICROMANE 317943 5 DELTA VF 20 mV SCHOTTKY 2613114-1 5 DELTA VF 45, -30 mV RECTIFIER 2613119-1 5 DELTA VF 45, -30 mV RECTIFIER 21-504-0005-10M 10 DELTA VF 30 mV RECTIFIER 1, 21-504-0005-10M 10 DELTA VF 30 mV DELTA (1/HFE) .0.022 DELTA (1/HFE) 0.0033 DELTA (1/HFE) 0.0033 DELTA (1/HFE) 0.0033 DELTA (1/HFE) 0.0033 DELTA (1/HFE) 0.0034 DELTA (1/HFE) 0.0038 DELTA (1/HFE) 0.011 DELTA (1/HFE) 0.0011	TV1N4148-1	SWITCHING	JANS1N4148-1	•	!			
SCHOTKY SCHOTKY SCHOTTKY RECTIFIER 2613119-1 S BELTA VF 45, -30 mV RECTIFIER 21-504-0005-10M 10 BELTA VF 50 mV BELTA VF 30 mV BELTA (1/HFE) 0.0081 BELTA (1/HFE) 0.0033 BELTA (1/HFE) 0.0011 BELTA (1/HFE) 0.0011 BELTA (1/HFE) 0.0011 BELTA (1/HFE) 0.0011 BELTA (1/HFE) 0.0088 BELTA (1/HFE) 0.0088 DELTA (1/HFE) 0.0088 DELTA (1/HFE) 0.0088	10794	MIXER, MICROWAVE	317943	•	DELTA VF	20 mV	}F = 1 m8	
RECTIFIER 2613119-1 5 DELTA VF +5, -30 mV RECTIFIER , 21-504-0005-10W 10 DELTA VF 30 mV DELTA VF 30 mV DELTA VF 30 mV DELTA (1/HFE) .022 DELTA (1/HFE) 0.0011 DELTA (1/HFE) 0.0032 DELTA (1/HFE) 0.0033 DELTA (1/HFE) 0.0033 DELTA (1/HFE) 0.0033 DELTA (1/HFE) 0.0033 DELTA (1/HFE) 0.0038 DELTA (1/HFE) 0.0038 DELTA (1/HFE) 0.0011		SCHOTTKY	2613114-1	S.	DELTA VF	+5, −30 mV	IF = 10 A	
RECTIFIER 1 21-504-0005-10M 10 DELTA VF 30 mV NPN LOM POWER JANS2N918 1 DELTA (1/HFE) .022 DELTA (1/HFE) 0.001 DELTA (1/HFE) 0.0031 DELTA (1/HFE) 0.0052 DELTA (1/HFE) 0.0053 DELTA (1/HFE) 0.0053 DELTA (1/HFE) 0.0054 DELTA (1/HFE) 0.028 DELTA (1/HFE) 0.028 DELTA (1/HFE) 0.015 DELTA (1/HFE) 0.008 DELTA (1/HFE) 0.015 DELTA (1/HFE) 0.008 DELTA (1/HFE) 0.008 DELTA (1/HFE) 0.008 DELTA (1/HFE) 0.008		RECTIFIER	2613119-1	ſ.	DELTA VF	-30		
DELTA VF 30 AV NPN LOW POWER JANS2N918 1 DELTA (1/HFE) .022 DELTA (1/HFE) 0.001 DELTA (1/HFE) 0.0032 DELTA (1/HFE) 0.0052 DELTA (1/HFE) 0.0039 DELTA (1/HFE) 0.028 DELTA (1/HFE) 0.015	25	RECTIFIER ,		10	DELTA VF		IF = 0,1 A	
NFN LOW POWER JANSZN918 1 DELTA (1/HFE) 0.011		•			DELTA VF	30 ₪V	IF = 0.5 A	
DELTA (1/HFE) 0.001 DELTA (1/HFE) 0.0081 DELTA (1/HFE) 0.0082 DELTA (1/HFE) 0.0052 DELTA (1/HFE) 0.0039 DELTA (1/HFE) 0.0033 DELTA (1/HFE) 0.028 DELTA (1/HFE) 0.028 DELTA (1/HFE) 0.011 DELTA (1/HFE) 0.011 DELTA (1/HFE) 0.015 DELTA (1/HFE) 0.015 DELTA (1/HFE) 0.015 DELTA (1/HFE) 0.011	80	NPN LOW POWER	JANS2N918		DELTA (1/HFE)	.022	**	
DELTA (1/HFE) 0.0052 DELTA (1/HFE) 0.0052 DELTA (1/HFE) 0.0053 DELTA (1/HFE) 0.0033 DELTA (1/HFE) 0.0033 DELTA (1/HFE) 0.028 DELTA (1/HFE) 0.021 DELTA (1/HFE) 0.011 DELTA (1/HFE) 0.011 DELTA (1/HFE) 0.015 DELTA (1/HFE) 0.015 DELTA (1/HFE) 0.011					DELTA (1/HFE)	0.011	VCE =12.5 V.1C =500 uA	
DELTA (1/HFE) 0.0052 DELTA (1/HFE) 0.0039 DELTA (1/HFE) 0.0039 DELTA (1/HFE) 0.0033 DELTA (1/HFE) 0.0056 DELTA (1/HFE) 0.028 DELTA (1/HFE) 0.021 DELTA (1/HFE) 0.011 DELTA (1/HFE) 0.015 DELTA (1/HFE) 0.015 DELTA (1/HFE) 0.008 DELTA (1/HFE) 0.011 DELTA (1/HFE) 0.011 DELTA (1/HFE) 0.011					DELTA (1/HFE)	0.0081	VCE = 12.5 V, IC = 1 mA	
DELTA (1/HFE) 0.0039 DELTA (1/HFE) 0.0033 DELTA (1/HFE) 0.0033 DELTA (1/HFE) 0.0028 DELTA (1/HFE) 0.028 DELTA (1/HFE) 0.011 DELTA (1/HFE) 0.0088 DELTA (1/HFE) 0.011 NPN LOW POWER 2613184-1 NPN LOW POWER 2613184-						0.0052	رمي اا	
DELTA (1/HFE) 0.0033 DELTA (1/HFE) 0.056 DELTA (1/HFE) 0.056 DELTA (1/HFE) 0.028 DELTA (1/HFE) 0.021 DELTA (1/HFE) 0.011 DELTA (1/HFE) 0.01					DELTA (1/HFE)	0.0039	VCE = 12.5 V, IC = 5 mA	
1					DELTA (1/HFE)	0.0033	VCE =12.5 V, IC =10 mA	
DELTA (1/HFE) 0.028 DELTA (1/HFE) 0.021 DELTA (1/HFE) 0.015 DELTA (1/HFE) 0.015 DELTA (1/HFE) 0.011 DELTA (1/HFE) 0.01 NPN LOW POWER 2613184-1 NPN LOW POWER 596101235376 1 DELTA (1/HFE) 0.02		-		٠.		0.056	VCE =12.5 V.IC =100 uA	
DELTA (1/HFE) 0.021 DELTA (1/HFE) 0.015 DELTA (1/HFE) 0.015 DELTA (1/HFE) 0.011 DELTA (1/HFE) 0.011 DELTA (1/HFE) 0.011 NPN LOW POWER 2613184-1 NPN LOW POWER 596101235376 1 DELTA (1/HFE) 0.02	-	-				0.028	VCE =12.5 V,IC =500 uA	
DELTA (1/HFE) 0.015 DELTA (1/HFE) 0.011 DELTA (1/HFE) 0.011 DELTA (1/HFE) 0.011 DELTA (1/HFE) 0.011 NPN LOW POWER 2613184-1 NPN LOW POWER 596101235376 1 DELTA (1/HFE) 0.02						0.021	VCE = 12.5 V, IC = 1 #A	
DELTA (1/HFE) 0.011 DELTA (1/HFE) 0.0088 DELTA (1/HFE) 0.008 DELTA (1/HFE) 0.01 NPN LOW POWER 2613184-1 NPN LOW POWER 596101235376 1 DELTA (1/HFE) 0.02						0.015	VCE = 12.5 V, IC = 3 mA	
DELTA (1/HFE) 0.0088 DELTA (1/HFE) 0.008 NPN LOW POWER 2613184-1 NPN LOW POWER 5961012353276 1 DELTA (1/HFE) 0.02						0.011	VCE = 12.5 V, IC = 5 mA	
DELTA (1/HFE) 0.01 NPN LOW POWER 2613184-1 NPN LOW POWER 5961012353276 1 DELTA (1/HFE) 0.02						0.0088	VCE =12.5 V, IC =10 mA	
NPN LOW POWER 2613184-1 NPN LOW POWER 596101235376 1 DELTA (1/HFE) 0.02						0.01	VCE = 5 V, IC = 20 mA	
NFM LUM FUMEN 396101233276 1 DELTA (1/HFE) 0.02		NPN LOW POWER	2613184-1		,			IN ORBIT
12.2		NYN LUM YUWEK	5761012555276	-	DELTA (1/HFE)	0.02	. IC = 1 mA, VCE = 10 V	

		SHO	DMSP 503/NS	503/NSUS RADIATION DERATINGS Rad	TINGS	PAGE: 6	DATE:01-14-1991
GENERIC	DESCRIPTION	PART NUMBER	LEVEL	PARAMÈTER	DERATING	CONDITIONS	REMARKS3
				DELTA (1/HFE)	0.01	IC = 10 mA, VCE = 10 V	
				DELTA (1/HFE)	0.01	IC = 150 mA, VCE = 10 V	
				DELTA VCE(SAT)	0.05 V	IC = 1 mA, IB = 0.1 mA	
				DELTA VCE(SAT)	0.05 V	IC = 150 mA.18 = 15 mA	
			r.	DELTA (1/HFE)	0.04	IC = 1 mA, VCE = 10 V	
				DELTA (1/HFE)	0.02	IC = 10 mA, VCE = 10 V	
				DELTA (1/HFE)	0.015	IC = 150 mA, VCE = 10 V	
				DELTA VCE(SAT)	0.10 V	IC = 1 aA, IB = 0.1 aA	
				DELTA VCE(SAT)	0.15 y	IC = 150 mA, IB = 15 mA	
2N2219A 2N2219A	NPN LOW POWER Low Power NPN	JANSZNZZ19A Jansznzz19a					
2N2222A	LOW POWER NPN	5961012357784	-	DELTA (1/HFE)	0.02	1C = 1 mA, VCF = 10 V	
				DELTA (1/HFE)	0.01		
				DELTA (1/HFE)	0.01	IC = 150 mg, VCE = 10 V	
				DELTA VCE(SAT)	0.05 V	IC = 1 mA, 18 = 0.1 mA	
-				DELTA VCE(SAT)	0.050	IC = 150 mA. IB = 15 mA	
			S.	DELTA (1/HFE)	0.04		
				DELTA (1/HFE)	0.02	ļŧ	
				DELTA (1/HFE)	0.015	IC = 150 mA, VCE = 10 V	
				DELTA VCE(SAT)	0.10 V	IC = 1 mA, 18 = 0.1 mA	
				DELTA VCE(SAT)	0.15 V	IC = 150 mA, IB = 15 mA	
ZN2222A	NPN LOW PONER	JANSZNZZZZA					
2N2222A	NPN LOW POWER	JANSZNZZZZA					
W7777N7	NPN SWITCHING	49870-9716-52222					
W7777W7	ATM LOW TUNER	JANSZNZZZZA					
2N2222A	NPN, SILICON, SWITCH	JANS2N2222H					
2N2369A	NPN LOW POWER	5961012353277	S	DELTA (1/HFE)	0.025	U 01 = 300 0 01 = 31	
				DELTA (1/HFE)	0.05		
	-			DELTA (1/HFE)	0.12	#1	
	-			DELTA (1/HFE)	0.02	= 0.1 A VEF = 2	
	•			DELTA VCE(SAT)	0.15 V	11	
. 2N2369A	NPN LOW POWER	49870-9716-52369					
2N2432A	NPN LOW POWER	5961012352198	5	DELTA (1/HFE)	6.0	1C = 0.1 mA, VCE = 10 V DATA FOR TI PART	I PART
				DELTA (1/HFE)	0.16	IC = 1 mA	
				DELTA (1/HFE)	0.024	IC = 10 mA	
2N2432A 2N3432A	NPN LOW POWER	JANS2N2432A					
2N24.5ZB	NPN LOW POWER	5961012352198					

		Q	MSP 503/NS	DMSP 503/NSUS RADIATION DERATINGS PAGE	RATINGS	PAGE: 7	DATE:01-14-1991
GENERIC	DESCRIPTION	PART NUMBER	ובעבו	FARAMETER	PERATING	CONDITIONS	REMARKS3
2N2484	NPN LOW POWER	2613180-2	5	DELTA (1/HFE)	0.014	IC = 1 mA, VCE = 10 V	
				DELTA (1/HFE)	0.018	IC = 0.5 mA.VCE = 10 V	
				DELTA (1/HFE)	9.000	IC = 10 mA, VCE = 10 V	
2N2605	PNP LOW POWER	JANS2N2605	2.5	DELTA (1/HFE)	0.015	IC = 1 mA, VCE = 2 V	
2N2658	NPN	2613190-1	v o	DELTA (1/HFE)	0.10	IC = 20 mA, VCE = 2 V	
				DELTA (1/HFE)	0.03	IC = 200 mA, VCE = 2 V	
				DELTA (1/HFE)	0.02	11	
2N2658	NPN POWER	78324-1					
2N28B0	NPN POWER	JANTXV2N2880	r.	DELTA (1/HFE)	0.045	IC = 1 A, VCE = 5 V	
			-	DELTA (1/HFE)	0.01	IC = 1 A, VCE = 5 V	
_			9	DELTA (1/HFE)	0.05	IC = 1 mA, VCE = 4 V	
-				DELTA (1/HFE)	0.03	IC = 10 mA, VCE = 4 V	
_				DELTA (1/HFE)	0.005	IC = 100 mA, VCE = 4 V	
				ICBO	60 nA	VCE = 10 V	
2N2905A	PNP LOW POWER	5961012352200	-	DELTA (1/HFE)	0.03	IC = 1 mA, $VCE = -10$ V	
				DELTA (1/HFE)	0.02	IC = 1 mA, VCE = -10 V	
				DELTA (1/HFE)	0.01	1C = 150 mA, VCE =-10V	
				DELTA VCE(SAT)		H	
			uro.	DELTA (1/HFE)	0.05	IC = 1 mA, VCE = -10 V	
				DELTA (1/HFE)	0.03	IC = 10 mA, VCE =-10 V	
	-			DELTA (1/HFE)	0.02	IC = 150 mA, VCE =10 V	
				DELTA (1/HFE)	0.15V	IC = 150 eA.18 = 15 eA	
2N2905A	LOW POWER PNP	JANS2N2905A					
2N2907A	PNP LOW POWER	5961012357785	_	DELTA (1/HFE)	1 22.0	1C = 1 mA, VCE = -10 V	
				DELTA (1/HFE)	0.05	IC = 10 mA.VCE = -10 V	
				DELTA (1/HFE)	0.0	IC =150 mA,VCE = -10 V	
				DELTA VCE(SAT)	0.10 V	IC = 150 mA. IB = 15 mA	
			ı.c	DELTA (1/HFE)	0.2	IC = 0.01 mA.VCE =10 V	
				DELTA (1/HFE)	0.1	IC = 0.1 mA, VCE =-10 V	
				DELTA (1/HFE)	0.05	IC = 1 aA, VCE = -10 V	
	-			DELTA (1/HFE)	0.03	IC = 10 &A, VCE = -10 V	
,				DELTA (1/HFE)	0.02	IC = 150 mA, VCE =-10 V	
				DELTA VCE(SAT)	0.15 7		
2N2907A 2N2907A 2N2907A	PNP LOW POWER PNP LOW POWER PNP SWITCHING	JANS2N2907A JANS2N2907A JANS2N2907A					
2N2920	DUAL NPN	3961012353306	vo	DELTA (1/HFE)	0.08	V 01 = 0.1 m8.VCE = 10 V	

GENERIC			460		Ran	0141 × 0100	T441-14-1411
	DESCRIPTION	PART NUMBER	LEVEL	PARANETER	DERATING	CONSTITONS	REMARKS3
				DELTA (1/HFE)	0.01	IC = 10 mA, VCE = 10 V	
			•	DELTA (1/HFE)	0.02	IC = 1 mA, VCE = 10 V	
				DELTA (1/HFE)	0.04	IC = 1 mA, VCE = 1 V	
				DELTA (1/HFE)	90.0	IC = 0.5 mA. VCF = 1 V	
2N2920	NPN DUAL	JANS2N2920				•	
2N2920	DUAL NPN	JANSZN2920					
2N2946A	PNP CHOPPER	2613180-5	2	DELTA (1/HFE)	0.05	IC = 0.1 mA. VCF = 20V	
				DELTA (1/HFE)	0.03	IC = 1 mA, VCF = 20 V	
	•			DELTA (1/HFE)	0.02	11	
2N3251A 2N3251A	PNP SWITCHING	2613180-6	S	DELTA (1/HFE)	0.045		
HICZCNZ	NYN LOS FOREK	49870-9716-3251A					
2N3386	JFET T0-72	2613189-1	ç	1655	1 uA	V6S = 30 V	
2N3421	NPN POWER	49870-9716-3421		DELTA ·(1/HFE)	80.0	IC = 3 mA, VCF = 2 V	
				DELTA (1/HFE)	0.04	IC = 30 mA. VCE = 2 V	
!				DELTA (1/HFE)	0.02	11	
ZN3467	PNP LOW POWER	2613180-7	5	DELTA (1/HFE)	0.03	IC = 0.1 A. VCE = 1 V	
				DELTA (1/HFE)	0.02	IC = 0.35 A, VCE = 1 V	
					0.02	IC = 0.6 A, VCE = 1 V	
					0.15	IC = 0.5 mA, VCE = 1 V	
				DELTA (1/HFE)	0.12	IC = 1 mA, VCE = 1 V	
				DELTA (1/HFE)	0.1	IC = 10 mA, VCE = 1 V	
					0.04	IC = 50 mA, VCE = 1 V	
				DELTA (1/HFE)	0.07	IC = 1 A, VCE = 1 V	
				DELTA VCE(SAT)	0.10 V	IC = 200 mA, IB = 40 mA	
				DELTA VCE(SAT)	0.15 V	IC = 0.1 A, IB = 10 mA	
10017110					0.15	IC = 0.6 A, IB = 40 mA	
. 7444CW	AFA LOW FOWEX	J665ZNZSNBC	_	DELTA (1/HFE)	0.013	VCE = 10 V, IC = 150 mA	
					0.098	VCE = 10 V, IC = 1 mA	
			·C	DELTA (1/HFE)	(0.01)	VCE = 10 V, IC = 150 mA	
1022711	- announce mon				0.20	VCE = 10 V, IC = 1 mA	
100047	י ארת בטש רקשבת	JENSZNSSOIL	·	DELTA (1/HFE)	0.05	1C = 10 mA, VCE = 10 V	
				DELTA (1/HFE)	(0:02)	IC = 0.15 A,VCE = 10 V	
774				DELTA VCE(SAT)	0.15 V	IC =0.15 A. IB =0.015A	
2N3501 2N3501 2N3501	NPN LOW POWER	JANS2N3501 JANS2N3501					
2N3553	RF NPN	JHN5ZN3301L 2413180-10	u	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	;		
	: :	AT ABTE 101	· -	DELIA (1/HPE)	0.0/	= 20 mA, VCE =	
			-	VELIA (1/MFE)	0.03	IC = 20 mA, VCE = 12 V	

		¥6	SP 503/NSI Rad	DNSP 503/NSUS RADIATION DERATINGS RAD	TINGS	PAGE: 9 OPFRATING	DATE: 01-14-1991
GENERIC	DESCRIPTION	PART NUMBER	LEVEL	PARAMETER '	DERATING	CONDITIONS	REMARKS3
2H3637	LOW POWER PNP	34050986-001	5	DELTA (1/HFE)	0.035	IC = 1 mA, VCE = 10 V	
2N3741	PNP HIGH POWER	2613180-11	9	DELTA (1/HFE)	0.21	10 mA, VCE = 1 V	Incl. bulk.damage since ft = 4 MHZ.
				DELTA (1/HFE)	0.16	30 BA	
				DELTA (1/HFE)	0.11	100 mA	
					0.075	0.3 A	
				DELTA (1/HFE)	0.11	4 1	
2N3752	NPN POWER	2613185-1	S	DELTA (1/HFE)	0.04	IC = 1 A, VCE = 1 V	
2N3B11	DUAL PNP	5961012352227	5	DELTA (1/HFE)	0.11	IC = 1 uA, VCE = 1 V	
				DELTA (1/HFE)	0.025	1C = 10 uA, VCE = 1 V	
				DELTA (1/HFE)	0.01	IC = 0.1 mA, VCE = 1 V	
				DELTA (1/HFE)	0.008	IC = 0.5 mA, VCE = 1 V	
				DELTA (1/HFE)	0.007	IC = 1 mA, VCE = 1 V	
				DELTA ·(1/HFE)	0.005	IC = 10 mA, VCE = 1 V	Λ
2N3965	PNP LOW POWER	21-134-0008-00W	z.	1080	30 nA	VCB = 50 V	
				DELTA (1/HFE)	0.05	IC = 1 mA, VCB = 5 V	
2N3965	PNP LOW POWER	21-134-0009-00W					
2N3970	N-CHAN FET	21-313-0001-00M	ĸ	DELTA 10(OFF)	10 nA	V0S = 20 V, V6S = 12 V	
J 2N3972			S	DELTA 10 OFF	10 mA	VDS = 20 V, V6S = 12 V	
2N3997	POWER NPN	34054655-001	_	DELTA (1/HFE)	0.04	IC = 50 mA, VCE = 2 V	
		-		DELTA (1/HFE)	0.02	IC = 1 A, VCE = 2 V	
				DELTA (1/HFE)	0.02	IC = 5 A, VCE = 5 V	
ZN4093	N CHAN JFET	2613180-16	0.5	DELTA 10(OFF)	0.2 nA	V6S = 20 V, V6S = 16 V	
				DELTA 1655	-0.26 nA	V6S = -20 V	
2N4236	PNP POWER	21-326-0003-00M	s	DELTA (1/HFE)	0.1	IC = 0.25 A, $VE = 1 V$	
				DELTA (1/HFE)	0.07	1C = 1 A, VCE = 1 V	
				DELTA VCE(SAT)	0.1 V	IC = 1 A, 18 = 0.25 A	
2N4239	NPN POWER	21-327-0004-00W	ſ.	DELTA (1/HFE)	0.03	IC = 2 A, VCE = 5 V	
•				DELTA (1/HFE)	0.05	1C = 0.2 A, VCE = 5 V	
2N4393	N-CHAN FET	21-333-0001-	2	DELTA R ON	+ 2 OHMS	11	
	-			DELTA 168S	-200 nA	V6S = 20 V, VDS = 0 V	
2N4858	N CHAN JFET	2613180-13	0.75	10(0FF)	0.9 nA	VDS = 9 V, V6S = -9 V	
2N4865	NPN POWER	2613182-1	Y C3	ICBO	0.2 mA	VCB = 10 V	
-				1680	0.7 mA	VEB = 8 V	
				DELTA (1/HFE)	0.045	IC = 0.5 mA, VCE = 1 V	
					0.014	IC = 7 A	
				DELTA (1/HFE)	0.012	IC = 15 A	
				1080	30 uA	VCB = 10 V	
				IERO	80 uA	. VER = 8 V	

		HO	SP 503/NSI RAN	DMSP 503/NSUS RADIATION DERATINGS Rad	TINGS	PAGE: 10	DATE:01-14-1991
GENERIC	DESCRIPTION	PART NUMBER	LEVEL	PARANÈTER '	DERATING	CONDITIONS	REMARKS3
				DELTA (1/HFE)	0.023	IC = 0.5 AA, VCE = 1 V	
				DELTA (1/HFE)	0.007	7 A	
	-			DELTA (1/HFE)	0.006	15 A	
2N4868A	N-CHAN FET	21-308-0006-00M	ન્	DELTA 1655	20 nA	V6S = 30 V	
2N5004	POWER NPN	34069586-001 D	2	DELTA (1/HFE)	0.03	IC = 0.1 A, VCE = 5 V	
				DELTA (1/HFE)	0.02	IC = 1.5 A, VCE = 5 V	
				DELTA VCE(SAT)	150 mV	IC = 1.5 mA.1B =0.15 A	
2NS005	PNP POWER	2613181-2	2	DELTA (1/HFE)	0.04	1C = 0.1 A. VCE = 10 V	
				DELTA (1/HFE)	0.03	#1	
				DELTA (1/HFE)	0.13	н	
					0.05	, ,	
				DELTA (1/HEE)	20.0	- 35 A UCT	
				DELTA ACETEATA		10 = 2.3 H, VCE = 1 V	
				DELTA UCECCATI	V.1.0	1	
2N5005	POWER NPM	34049597-001 F		VELIM YEE (3MI)	٠.١٥ ٢	1 = 1 A, 18 = 0.1 A	
ZN5042	PNP I DN PONER	2413188-1	ی	AC! TA (1) DEEN	300 0		
!		1 0010107	,	DELIM (1/nre)	620.0	16 = 30 mA, VLE = 1 V	
				DELIA (1/HPE)	80.0	IC = 6 eA, $VCE = 1 V$	
				1080	-16 nA	VCB = 30 V	
ZN5114	P CHANNEL JFET	2613180-18	ç	DELTA V6S(OFF)	2 V	ID = 10 nA	
				DELTA RDS(ON)	30 DHMS	10 = 1 mA	
2N2116	P CHAN JFET	2613180-14	_	V6S(0FF)	3.2 V	ID = 10 nA	BIAS:VDS = -10 V.V6S = 10 V: Derating for
	•						Siliconix (Vendor 2).
				RDS(ON)	155 OHMS	10 = -100 uA	
			S.	V6S(OFF)	3.3 V	10 = 10 nA	
				RDS(ON)	155 OHMS	10 = -100 uA	
2N5196	DUAL JFET	34054657-002 3	_	1055	50 nA	V6S = 30 V, V0S = 0 V	
				DELTA VGSS	-0.2 V, -3.823 V	VDS = 20 V, ID = 200 BA	
				V6S1 - V6S2	10 ₪	VD6=20 VDC, ID= 200uADC	
				1055	0.56 mA. 7.22 mA	VDS = 20 V, V6S - 0 V	
				10551 / 10552	1 + 8 7, - 13 7	VDS = 20 V, V6S = 0 V	
2N5330	I NPN HIGH PONER	2613186-1	2.5	DELTA (1/HFE)	0.02	1 A, VCE = 5	
				VCE (SAT)	0.8	IC = 15 A	
				DELTA (1/HFE)	0.0028	VCE = 1 V, IC = 7 A	
				DELTA (1/HFE)	0.0071	VCE = 1 V, 1C = 15 A	
			S	VCE(SAT)	0.8	IC = 15 A	
				DELTA (1/HFE)	0.0033	VCE = 1 V, 1C = 7 A	
				DELTA (1/HFE)	0.008	VCE = 1 V, IC = 15 A	
2N56B0	PNP HIGH POWER	2613187-1	S	DELTA (1/HFE)	0.03	IC = 0.05 A, VCE = 2 V	
				DELTA (1/HFE)	0.03	IC = 1 A, VCE = 2 V	

DATE:01-14-1991	KS3					Degradation critically depends upon																																	
FAGE: 11 DATE OPERATING	CONDITIONS REMARKST	IC = 1 A, IB = 0.2 A		IC= 3A, VCE= 3V, F= 1KHZ	VCE = 40 V, IB = 0	V MIN	application.	VDS = 50 V, VGS = 0 V	IC = 20 aA		IB = 0.1 mA, VCE = 4 V		IC = 10 mA	IC = 10 mA	IC= 10 mA, VCE= 14,2 V	IC = 10 A, IB = A	IC = 50 mA, VCE = 5 V		IC = 10 mA	VCF = 5 V, 1C = 100 mA	?	00 = 4.5 V 101 = 8.4 A	111111111111111111111111111111111111111				NOTE 3	NOTE 3	NOTE 3	KOTE 3	NOTE 3	NOTE 3	NOTE 3	NOTE 3	NOTE 3	NOTE 3	2 JION	EDIT 4	
TINGS	DERATING	0.1 V	0.08	0.03	2 mA	0.79		-150 nA	N 0.4 dB		0.01		0.01	0.03	0.004	10 mV	0.008	0.005	0.01	0.03		9.1 V					NEGLIGIBLE	NEGL 161BLE	NEGL 161 BLE	NEGL 161 BLE	NEGL 161BLE	NEGL 1G1BLE	NEGLIGIBLE	NEGL 161 BLE	NEGL 161 BLE	NEGL 161BLE	NEGL 1618LE	NEGI 16191 E	11010101
503/NSUS RADIATION DERATINGS Rad	PARAMETER .	DELTA VCE(SAT)	DELTA (1/HFE)	DELTA (1/HFE)	ICEO	VGS(TH)		1055	DELTA POWER GAIN 0.4 dB		DELTA (1/HFE)		DELTA (1/HFE)	DELTA 1/HFE	DELTA (1/HFE)	DELTA VCE(SAT)	DELTA (1/HFE)	DELTA (1/HFE)	DELTA (1/HFE)			DELTA VOL					ALL	ALL	ALL	ALL	ALL	ALL	ALL	ALL	ALL	ALL	ALL	_	
	LEVEL		5	5		0.25			rc.		S		n.	ر	_		5			1 50								0.5	0.5		_		_	_	 4	_		-	,
DMSP	PART NUMBER		2613180-15	49870-9716-6301		2613180-17			PS0261 B	2593363-1	PS0262 R	2593361-1	2624200-1	317843	2613193-1					3261218-1	071438-000-001	2593953-1	2613174-1001	2613174-1002	2613174-1003	JH3B510/210025JA	2613170-1	2303073-1	2593412-1	2303072-11	2303072-12	2303072-13	2303072-14	2303072-15	2303072-16	2303072-17	2303072-18	2303072-19	
	DESCRIPTION		PNP LOW POWER	NPN DARLINGTON		POWER			MICROWAVE	MICROMAVE	MICROWAVE	MICROWAVE	MICROWAVE NPN	MICROHAVE	NPN POWER TO-611			•		MOSFET, P-CHANNEL	IC. OF AMP	2XXB BIPOLAR PROM	2KX8-BIT BPLR PRM	2KXB-BIT BPLR PRM	2KX8-BIT BPLR PRM	2KX8-BT BPLR PROM	2-BIT ADDER, CHOS	MAC GUA, CMOS SOS	MEC GUA, CMOS SOS	256X16-BT SROM, 50S	256X16-BT 5R0M, S0S		256X16-BT SROM, SOS			256X16-BT SROM.SOS	256X16-BT SROM, SOS	256X16-BT SROM.SOS	
	GENERIC		2NS796	2N6301		2N6796			NE21908B	NE21908B	NE73408B	NE734088	PVB42004X	0XTR6911	SDT-8154					TRN54101	098159R0007ABM	825191	825191	825191	825191	825191	94244	98773	48774	48776	1 77786	82186	62186	98780	98781	98782	98783	98784	

		K 0	SP 503/NS	DMSP 503/NSUS RADIATION DERATINGS Rad	ITINGS	PAGE: 12	DATE:01-14-1991
GENERIC	DESCRIPTION	PART NUMBER	LEVEL	PARAMETER	DERATING	CONDITIONS	REMARKS3
99588	256X16-BT SROM, SOS	2303072-20	<u> </u>	ALL	NEGL 161BLE	NOTE 3	
AD571SD	10-BIT A/D CONVTR	2593952-1	m	DELTA VOH	-0.16 V		
				DELTA VOL	0.24 V		
				DELTA 10H	-16 aA		
				DELTA 10L	-16 mA		
				DELTA T CONV	12 uS		
				DELTA 11H	28 uA		
				DELTA IIL	-0.8 uA		
				OFFSET	0.5 V		
				OFF EKROR	SO LSB		
				NON LIN	1.3 LSB		
				DELTA 102H	12 uA		
				DELTA 102L	₽■ 9		
AD581TH/8838	10 VOLT PREC REF	2613167-1	-	DELTA VOUT	V■ 01 -/+	VSS = 15 V.	
						RLOAD = 5 K	
				DELTA LINE REG	0.001 V	VSS = 15 V,	
						RLOAD = 5 K	
AM26LS31/BFA	OUAD LINE DRIVER	AM26LS31/BFA	ر در	DELTA VOH	-0.06 V	VCC = 4.5V, IOH = 20mA	
	•	:		DELTA VOL	0.02 V	VCC = 4.5mA, IOH = 20mA	
				DELTA IIH	3 uA	VIN = 2.7 V	
				DELTA IIL	-150 uA	VIN = 0.4 V	
				DELTA TP	NEGLIBILE CHANGE		
AM26L532	4 DIFF LINE RCV	2624495-1	S	DELTA VOH	2 2	VCC=4.5V, DELTA VIN=1V	
				DELTA VOH	2.5	VENABLE = 0.8 V.	
						IOH = -440 uA	
				DELTA VOL	10 %	VCC=4.5V.DELTA VIN=-IV	
				DELTA VOL	10 %	VENARLE= 0.8V, IOL= 4mA	
				H	221 UA MAX	VCC= 5.5 V, VIH= 2.7 V	
				111	-372 uA MAX	VCC= 5.5 V, VIL= 0.4 V	
	-			DELTA TPHL	15 1	CL= 50 pF, RL= 2 KOHMS	
- <u>-</u>	-			DELTA TPHL	15.1	VCC = 5 V.	
,						VIN - VIH = +/- 2 V	
CA3045/1N	IRANSISIOR ARRAY	. 2613192-1	.	DELTA (1/HFE)	0.015	IC = 0.1 mA, VCE = 1 V	
				DELTA (1/HFE)	0.01	IC = 0.1 mA, VCE = 1 V	
				DELTA (1/HFE)	0.01	IC = 10 mA, VCE = 1 V	
CA3091D	4 QUAD MULTIPLR	2613194-1				NOT USED ON ORBIT	ON ORBIT
CD4001B	UNAU NUK GATE	JM38510H05252SCX	_	100	2.5 uA	18 V NOTE 2	
CD4001HK/HSK	4 2-IN NOR BATE	2606454-0011					

		DNSP	IP 503/NS RAD	503/NSUS RADIATION DERATINGS RAD	11 INGS	PAGE: 13 OPERATING	DATE:01-14-1991
GENERIC	DESCRIPTION	PART NUMBER	LEVEL	PARAMETER .	DERATING	CONDITIONS	REMARKS3
CD4001BK/MSR	4 2-IN NOR GATE	2606454-0012			5 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6		
CD4001UBDMSR	CMOS 1.061C	34050958-101 3					
CD4001UBK/MSK	4 2-IN NOR GATE	2606454-0018					
CD4002	DUAL NOR GATE	49869-9716-4002		001	2.5 uA	18 V	
CD4002BK/MSR	2 4-IN NOR GATE	2606454-0021					
CD4002UBK/MSR	2 4-IN NOR GATE	2606454-0028					
CD4006B	COS/MOS REGISTER	21-981-4006-01	-	100	25 uA	> 82	
CD4007UBK/MSR	2 COMP PAIR INVR	2606454-0071	_	IDD	2.5 uA		
CD4008RK/MSR	4-BIT ADDER	2606454-0081	-	100	256		
CD4008BK/MSR	4-BIT ADDER	2606454-0083	1				
CD400BBK/MSR	4-BIT ADDER	2606454-0088					
CD40103BK/MSR	8 STG PST SYN CNTR		_	100	25 114	2 0 0	
CD4011BK/MSR	4 2-IN NAND GATE		-	. 001	2.5 114	- 20 00 00	
CD4011BK/MSR	4 2-IN NAND GATE	2606454-0112					
CD4011UB	COS/MOS GATES	JM38510R050515FA					
CD4011UBDMSR	CMOS LOGIC						
CD4011UBK/MSR	4 2-IN MAND GATE						
CD40128	COS/MOS GATES	JM78510805052CA	_	100	4 : U		
CD4012BK/MSR	2 4-IN NAND GATE	2606454-0121	-	401	Hn C·7	18 V	
CD4012UBDMSR	CHOS LOGIC	34050960-101 H					
CD4012UBK/MSR	2 4-IN NAND GATE						
CD4013B	COS/NOS FLIP-FLOP	JM38510R05151SCA		100	7.5 nA	2	
CD4013BK/1S	CHOS B	2606454-0132	ı				
CD4013BK/MSR	2 D FLIP-FLOP	2606454-0131					
CD4013BK/MSR	2 D FLIP-FLOP	2606454-0138					
CD4013BKSR	COS/MOS LOGIC	34050970-101					
CD4013BKSR	CNOS 1.061C	JM38510R05151SCA					
CD4015B	COS/NOS REGISTER	21-981-4015-01		100	25 uA	> α	
CD4015BDMSR	CMOS LOGIC	JM38510R057535EA					
CD4015BK/HSR	2 4-BIT ST.RESTR	2606454-0151					
CD4016BK/MSR	4 BILATRL SWITCH	2606454-0161	_	100	2 5 .10	2 0	
CD4016BKMSR	CHOS LOGIC	34050963-102 H					
CD4017BK/MSR	DECADE CNTR/DIVDR			QQI	256	200	
CD4018BK/MSR	PRESET DIV N CNTR	2606454-0181		191	75 un	> p1	
CD4018BK/MSR	PRESET DIV N CNTR	2606454-0186	•		Mn e7		
CD4019RFSR	CMOS LOGIC	JM38510R053525FA	-	180	۷ ۶ ۰۰		
CD4019RK/MSR	2 AND/OR SLT GATE	2606454-0191	•		KD	A 91	
CD4019BK/MSR	4 AND/OR SLT GAT	2606454-0198					

		DMSP	P 503/NS	503/NSUS RADIATION DERATINGS Pan	ATINGS	PAGE: 14	DATE:01-14-1991
GENERIC	DESCRIPTION	PART NUMBER	LEVEL	PARAMETER	DERATING	CONDITIONS	REMARKS3
CD4019BK/MSR CD4019BK12	4 AND/OR SLT GAT	2606454-0199			-		
CD4021B	COS/MOS COUNTER	JH38510R05754SEA		100	25 uA	18 v	
CD40218FSR CD40218K/MSR	CMOS LOGIC 8-STAGE ST REGSTR	JN38510R05754SEA					
CD40238K/MSR	3 3-IN NAND GATE	2606454-0231		IDD	2.5 uA	2 000	
CD4023BK/MSR	3 3-IN NAND GATE	2606454-0232					
CD4023UBK/MSR	3 3-IN NAND GATE	2606454-0238					
CD40248	COS/MOS COUNTER		_	100	25 uA	18 V	
CD4024BDMSR	CMOS LOGIC	JM38510R05655SCA					
CD4024BK/MSR	7-STGE BIN CNTR	2606454-0241					
CD4024BK/MSR	7-STGE BIN CNTR	2606454-0242					
C040257BK/MSR	4 2/1 LN DATA SLCT	2606454-2571		100	7.5 uA	> 8#	
CD4025BK/HSR	3 3-IN NOR GATE	2606454-0251	-	100	2.5 uA	> 8T	
CD4025URK/HSR	3 3-IN NOR GATE	2606454-0258					
CD4027BDMSR	CMDS LOGIC	JM38510R051525EA	_	100	7.5 uA	> 61	
CD4027BK/MSR	2 JK MS FLIP-FLOP	2606454-0271		•			
CD4027BK/MSR	2 JK MS FLIP-FLOP	2606454-0272					
CD4028BK/NSR	BCD-DECML DECODER	2606454-0281	-	100	25 uA) B1	
CD4028BK/MSR	RCD-DECML DECODER	2606454-0282					
CD4028Bk /MSR	BCD-DECML DECODER	2606454-0288					
CD4029BK/MSR	PRESET UP/DN CTR	2605454-0291		IDD	25 uA	78 Y	
CD4030BDMSR	CMOS L061C	34050969-101 H		IDO		> 0.5	
CD4030BK/MSR	4 EXCLUS-OR SATE	2606454-0301					
CD4030BK/MSR	4 EXCLUS-OR GATE	2606454-9308					
CD4031BDMSR	CNOS LOGIC	JN38510R057555EA	_	001	25 uA	A 81	
CD4031B)./MSR	64-STG ST REGSTR	2606454-0311					
CD4032BK/MSR	3 SERIAL ADDER	2606454-0321		100	25 uA	V 81	
CD4035BK/MSR	4-STG PAR 1/0 REG	2606454-0354		100		· 0	
CD4035BK/HSR	4-STG PAR 1/0 REG	. 2606454-0356					
CD4041UB	COS/MOS BYFFER	21-981-4041-01		100	7.5 114	2 0 0	
CD4041UBK/MSR	4 TRU/COMP BUFFER	2606454-0411					
CD4041UBK/HSR	4 TRU/COMP BUFFER	2606454-0412					
CD4041UBK/NSR	4 TRU/COMP BUFFER	2606454-0418					
CD4041UBKMSR	CHOS LOGIC	JM38510P05555CA					
CD4046B) /NSR	UP PHAS-LOCK LOOP	2606454-0461	_	100		> 65	
CD4047BK/MSR	MONO/ASTEL MULTYE	2606454-0471	-	IDD	25 uA	· > c	
CD40478K/MSR	MONO/ASTRL MULTVB	2606454-0472	•				

IDD			BNS	P 503/NSI	DMSP 503/NSUS RADIATION DERATINGS RAD	ATINGS	PAGE: 15	Ğ	DATE:01-14-1991
BUTCHIN INVERT 2604451-0491 1 100 7.5 uh 18 V	GENERIC	DESCRIPTION	PART NUMBER	LEVEL	PARAMETER .	DERATING	CONDITIONS	RE	1ARKS3
BRITAIN S. BEFCORM INVERT 2.00454-04072 1.00 7.5 uA 18 Y	49UBK/MSR	6 BUF/CONV INVERT	2606454-0491	1	100	7.5 uA	18 V		
BELTANN September Septem	19UBK/MSR	6 BUF/CONV INVERT	2606454-0492						
100 100	OBDHSR	CNOS LOGIC	JM38510R05554SEA	_	IDD	7.5 uA			
BLYANN BUNCTON NONIVE SOCIETY	90BK/1S	CNOS B	2606454-0502						
BUTCHER BUTCHER WINNY 206454-0533	OBK/MSR	6 BUF/COMP NONINV	2606454-0501						
BELTATER SELECTORM NUMINY 266454-0504 1 10D 2.5 uA 18 V	OBK/MSR	6 BUF/COMP NONINV	2606454-0502						
## SELVE BELY CORP NONINY 266454-0511 1 10D	SOBY./MSR	6 RUF/COMP NONINY	2606454-0503						
BK/MSR B-CHANL HUI/DEHUX 266454-0511 1 10D 2.5 uA 18 V	OBK/MSR	6 BUF/COMP NONINV	2606454-0504						
NEW CREATER SMITCH 260454-0641 100 2.5 uA 18 V	1BK/MSR	8-CHANL MUX/DENUX	2606454-0511		100	25 uA	18 V		
BK/MSR CMOS LOGIC JAN3610R17401SCA 1 100 2.5 uA 18 V	6BK/HSR	4 BILATERL SWITCH	2606454-0661	_	IDD	2.5 uA	→ 81		
## ## ## ## ## ## ## ## ## ## ## ## ##	9UBKSR	CMOS LOGIC	JM38510R17401SCA	-	100	2.5 uA	^ 8F		
BK/MSR 3 - 1 M OR GATE 260454-0751 1 10D 2.5 uA 18 V	1BK/MSR	4 2-IN OR GATE	2606454-0711	_	001	2.5 uA	> 81		
BFSR CHOS LOGIC JN38310R17001SCA 1 1DD 2.5 uA 18 V BK/MSR STRB 6 1WV BUFFER 2606454-0811 1DD 2.5 uA 18 V BK/MSR STRB 6 1WV BUFFER 2606454-5021 1 1DD 2.5 uA 18 V BK/MSR B-BIT PROITE ECOP 2606454-5021 1 1DD 2.5 uA 18 V BK/MSR B-BIT PROITE ECOP 2606454-5021 1 1DD 2.5 uA 18 V BK/MSR B-BIT PROITE ECOP 2606454-5021 1 1DD 2.5 uA 18 V BK/MSR B-BIT PROITE ECOP 2606454-5021 1 1DD 2.5 uA 18 V BK/MSR B-BIT PROITE ECOP 2606454-5021 1 1DD 2.5 uA 18 V BK/MSR B-BIT PROITE ECOP 260454-5021 1 1DD 2.5 uA 18 V BK/MSR B-BIT PROITE ECOP 260454-5021 1 1DD 2.5 uA 18 V BK/MSR B-BIT PROITE ECOP 260454-5021 1 1DD 2.5 uA 18 V BK/MSR B-BIT PROITE ECOP 260454-5021 1 1DD 2.5 uA 18 V BK/MSR B-BIT PROITE ECOP 260454-5021 1 1DD 2.5 uA 18 V BK/MSR B-BIT BID R CW/MSR 2613163-1 5 ALL NEGLIGIBLE EFFECT BELTA IT BID R CW/MSR 261323-1 5 ALL NEGLIGIBLE EFFECT B-BIT BID R CW/MSR 261323-1 5 ALL NEGLIGIBLE EFFECT B-BIT BID R CW/MSR 261323-1 5 ALL NEGLIGIBLE EFFECT B-BIT BID R CW/MSR 261323-1 5 ALL NEGLIGIBLE EFFECT B-BIT BID R CW/MSR 261323-1 5 ALL NEGLIGIBLE EFFECT B-BIT BID R CW/MSR 261323-1 5 ALL NEGLIGIBLE EFFECT B-BIT BID R CW/MSR 261323-1 5 ALL NEGLIGIBLE EFFECT B-BIT BID R CW/MSR 261323-1 5 ALL NEGLIGIBLE EFFECT B-BIT BID R CW/MSR 261323-1 5 ALL NEGLIGIBLE EFFECT B-BIT BID R CW/MSR 261323-1 5 ALL NEGLIGIBLE EFFECT B-BIT BID R CW/MSR 261323-1 5 ALL NEGLIGIBLE EFFECT B-BIT BID R CW/MSR 261323-1 5 ALL NEGLIGIBLE EFFECT B-BIT BID R CW/MSR 261323-1 5 ALL NEGLIGIBLE EFFECT B-BIT BID R CW/MSR 261323-1 5 ALL NEGLIGIBLE EFFECT B-BIT BID R CW/MSR 261323-1 5 ALL NEGLIGIBLE EFFECT B-BIT BID R CW/MSR 261323-1 1 ALL NEGLIGIBLE EFFECT B-BIT BID R CW/MSR 261323-1 1 ALL NEGLIGIBLE EFFECT B-BIT BID R CW/MSR 261323-1 ALL NEGLIGIBLE EFF	SBK/MSR	3 3-IN OR GATE	2606454-0751	-	. 001	2.5 uA	> 2		
BK/HSR 4 2-IN AND GATE 266454-0811 BK/HSR 51RB 6 INV/BUFFER 266454-5023 1 100 7.5 uA 18 V BK/HSR 2 4-BIT LATCH 266454-5021 1 100 25 uA 18 V BK/HSR 2 4-BIT LATCH 266454-5321 1 100 25 uA 18 V BK/HSR 2 9-BIT CMCR 266454-5321 1 100 25 uA 18 V BK/HSR 2 PPRC INCOMINITY IN EACH 266454-5321 1 100 25 uA 18 V BK/HSR 2 PPRC INCOMINITY IN EACH 266454-5321 1 100 25 uA 18 V BK/HSR 2 PPRC INCOMINITY IN EACH 266454-5321 1 100 25 uA 18 V BK/HSR 2 PPRC INCOMINITY IN EACH 266454-5321 1 100 25 uA 18 V BK/HSR 2 PPRC INCOMINITY IN EACH 266454-5321 1 100 25 uA 18 V BK/HSR 2 PPRC INCOMINITY IN EACH 266454-5321 1 100 2	IBFSR	CMOS LOGIC	JM38510R17001SCA	_	QQI	2.5 114	> 81		
BK/HSR STRB & INV/BUFER 260454-5023 1 IDD 7.5 uA 18 V BK/HSR 2 4-BIT LATCH 260454-5031 1 IDD 25 uA 18 V BK/HSR 8-BIT ROIR ENCOR 260454-5321 1 IDD 25 uA 18 V 20 UPRCSR 8-BIT CHOS 2613165-1 1 IDD 25 uA 18 V 20 UPRCSR 8-BIT CHOS 2613165-1 1 IDD 25 uA 18 V 20 UPRCSR 8-BIT CHOS 2613165-1 1 IDD 25 uA 18 V 20 UPRCSR 8-BIT CHOS 2613165-1 1 IDD 25 uA 18 V 20 UPRCSR 8-BIT CHOS 2613165-1 1 IDD 25 uA 100 V BELTAT DRIVER.HYBRD 2613163-1 5 ALL 450 nA VIN = -23 VDC RCHAN FEL SHITCH 21-928-0001-00M 5 mA FER SCD INWA VAR CAPAC 2613123-1 5.5 ALL HALL HA	1BK/MSR	4 2-IN AND GATE	2606454-0811	İ		;	-		
BK/HSR 2 4-BIT LATCH 266454-5321 1 100 25 uA 18 V BK/HSR 8-BIT PROIR ENCDR 260454-5321 1 100 25 uA 18 V 20 UPRGSR 8-BIT PROIR ENCDR 260454-5321 1 100 25 uA 18 V 20 UPRGSR 8-BIT CADG 2613165-1 1 100 X VDD = 5 V 20 UPRGSR 8-BIT CADG 2613165-1 1 1 VDD = 5 V VDD = 10 V 20 UPRGSR 8-BIT CADG 2613165-1 1 BCLTA TYPICAL 100 X VDD = 10 V VDD = 10 V BCLTA IN CADG 10 1 450 nA VIN = 0 V VIN = 0 V VIN = 0 V VIN = 12 V VIN = 12 V VIN = 12 V VIN = 12 V VIN = 12 V VIN = 12 V VIN = 10 V VIN = 12 V VIN = 10 V VIN = 12 V VIN = 12 V VIN = 12 V VIN = 12 V VIN = 12 V VIN = 12 V VIN = 12 V VIN = 12 V VIN = 12 V VIN = 12 V VIN = 12 V VIN = 12 V VIN =	2BK/MSR	STRB & INV/BUFFER	2606454-5023		QQI	7.5 uA	18 V		
BK/HSR B-BIT PROIR ENCOR 2606454-5321 1 100 25 uA 18 V 20 UPRCSR 8-BIT GNOS 2613165-1 1 100 25 uA 18 V 20 UPRCSR 8-BIT GNOS 2613165-1 1 100 25 uA 18 V 20 UPRCSR 8-BIT GNOS 2613165-1 1 100 25 uA 18 V 10 UPRCSR 8-BIT GNOS 2613165-1 1 1 100 25 uA 18 V 1-0 UPRCSR 8-BIT GNOS 2613165-1 1 450 nA VID 10 V VID 10 V 1-90S MAY WAR CAPAC 2613163-1 5 DELTA IR 450 nA VIN 0 V VIN -23 uA 1-90S MAY WAR CAPAC 2613163-1 5 5 ALL NEGLIGIBLE EFFECT K B-BIT BIDĮR GNVIR 2617281-1 0.5 ALL NEGLIGIBLE EFFECT IQ 0.5 0.5 0.5 AA VIN	BBK/MSR	2 4-BIT LATCH	2606454-5081	_	100	25 uA	> 87		
20 UPRCSR 8-BIT CMOS 2613165-1 1 100	2BK/MSR	8-BIT PROIR ENCOR	2606454-5321		100	25 114) 81 V 81		
20 UPRCSR 8-BIT CMOS 2613165-1 1 DELTA TYPICAL	BBK/MSR	2 PRC MONO MULTVIB	2606454-5381	_	100	25 uA	18 V		
SELAY DRIVER, HYBRD 2613163-1	020	UPRCSR 8-BIT CMDS	2613165-1	_	DELTA TYPICAL	7 100 7	11 C	NOTE 4	
SELAY DRIVER, HYBRD 2613163-1					PROP. DELAY A				
DELTA ISS I #A VDD = 10 V DELTA III						30 %			
DELTA IIH 450 nA VDD = 12 V, VIN = 12 V DELTA IIL -450 nA VIN = 0 V DELTA IIL -450 nA VIN = 0 V DELTA IIL -450 nA VIN = 0 V DELTA IIR 9 nA VIN = -23 VDC DELTA I(OFF) -1.1 uS VIN = 0 TO 10 V DELTA I(OFF) -1.1 uS VIN = 0 TO 10 V DELTA I(OFF) -1.1 uS VIN = 0 TO 10 V NEGLIGIBLE EFFECT 1 100 5 aA CHOS TO TIL 100 MIN -2.5 aR (MAX) TIL TO CHOS 100 MIN 4.2 aA (MIN) TIL TO CHOS 110 MIN 4.2 aA (MIN) TIL TO CHOS 111 MAX -0.5 aA 111 MAX -0.5 aA					DELTA 155	4			
SELAY DRIVER.HYBRD 2613163-1					DELTA 11H	450 nA	= 12 V, VIN = 12		
SELAY DRIVER, HYBRD 2613163-1					DELTA IIL	-450 nA	11		
6 CHAN FET SWITCH 21-926-0001-00M DELTA T(OFF) -1.1 uS VIN = -23 VDC					DELTA 17L	-450 nA			
6 CHAN FET SWITCH 21-926-0001-00M		RELAY DRIVER, HYBRD	2613163-1	S	DELTA IR	9 nA	VIN = -23 VDC		
6 CHAN FEI SMITCH 21-926-0001-00M					DELTA T(OFF)	-1.1 uS	17	50 HZ	
MWV VAR CAPAC 2613123-1 5 ALL NEGLIGIBLE EFFECT 1 100 5 mA PER SCD 1 100 5 mA PER SCD 1 100 5 mA PER SCD 10C 0.2 mA 1 10 CMOS TO TIL 10H MIN -2.5 mR (MAX) TIL TO CMOS 10L MIN 4.2 mA (MIN) TIL TO CMOS 10L MIN 4.2 mA (MIN) TIL TO CMOS 10L MIN 4.2 mA (MIN) TIL TO CMOS 11 MAX -0.5 mA 11 MAX -0.5 mA		6 CHAN FET SWITCH	21-926-0001-00M						
8-BIT BIDJR CNVTR 2617281-1 0.5	81-905	MNV VAR CAPAC	2613123-1	2	ALL	NEGLIGIBLE EFFECT			
5 mA PER SCD 0.2 mA CMOS TO TTL -2.5 mR (MAX) TTL TO CMOS 4.2 mA (MIN) TTL TO CMOS 5AX -0.5 mA -0.5 mA	~ -	8-BIT BIDIR CNVIR		0.5				USE RAD HARD PA	RI BY HARRIS
0.2 aA 4/- 60 uA CM03 -2.5 aR (MAX) TTL 4.2 aA (MIN) TTL 6AX -0.5 aA		÷		1	100	5 mA	PER SCD		
4X +/- 60 uA CMOS -2.5 aR (MAX) TIL 4.2 aA (MIN) TIL 1AX -0.5 aA -0.5 aA					201	0.2 mA			
-2.5 aR (MAX) TIL 4.2 aA (MIN) TIL 1AX -0.5 aA -0.5 aA					I(IN) MAX	+/- 60 uA	CMOS TO TTL		
4.2 mA (MIN) TIL 1AX -0.5 mA -0.5 mA					IOH HIN	-2.5 mR (MAX)	TTL TO CHOS		
1AX -0.5 BA -0.5 BA					IOL MIN	4.2 mA (MIN)	TTL TO CMOS		
					I (OUT) NAX	-0.5 ■A			
					IIL MAX	-0.5 BA			

• •

				•			-
		ā	ISP 503/NSI Rad	DMSP 503/NSUS RADIATION DERATINGS RAD	ATINGS	PAGE: 16	DATE:01-14-1991
GENERIC	DESCRIPTION	PART NUMBER	LEVEL	PARAMETER	DERATING	OPERATING CONDITIONS	REMARKS3
HA-2541-8	STREET THORDWASS	2613161-1		IIH MAX DELTA TPHL DELTA TPLH	-0.35 mA 40 ns 40 ns	CHOS TO TTL	
HI-508A HS-508ARH	8-CH NUX 8-CH NUX	2613162-1		ALL ID(OFF)	UNACCEPTABLE 500 nA	VD=10 V; VEN = 0.8 V;	Use HS-500ARH '90 CRT. Rad Hard Process.
HS-508RH		·	2	DELTA R ON DELTA ID OFF	40 OHMS 5 mA	UNUSED INPUTS AT 10 V VO = 10 V, 10 = 0.1 mA VS = +/-10 V,	
н 5-6 5262RH	16K SRAM, CMOS	2606423-1	2	DELTA 102 DELTA TAVQV DELTA TSLQV	3 uA 30 nS 30 nS	VD = +/~IO V PER SPEC PER SPEC PER SPEC	
JB-830	HALL GENERATOR	2613130-1	1 0	DELTA TAVAX Delta yhoc Delta v h	30 nS NO EFFECT NO EFFECT	PER SPEC	
LF11202D	OUAD JFET SWITCHES	2615185-1 34048608-001	٠,	DELTA 1S (OFF) Delta 1d(OFF) Delta 1s(OM) 4	10 nA 10 nA	, S=+ 10, D=-10 , S=+ 10, D=-10	SHIELD TO RAD LEVEL 0.5
LF11202D LH00326 LM101A LM101A	OUAD JFET SWITCHES FET OP AMP, HYBRID OP AMP	34048608-002 2613158-1 M38510/1010356C JM38510/1010356A		DELTA ID(ON)	# 24	NO NO	LEAKAGE
ГМ 101АН	OP AMP	JM38510/1010356A	1.5		-7.98 aV 250 nA 375 nA 140 nA -23.5 aV 450 nA 630 nA	VCC=+/-15 V,VIN=+/-1 V M C d i i	VCC=+/-15 V.VIN=+/-1 V Must be considered highly conservative as most devices improve markedly if allowed to recover under bias.
LM108A LM108AF LM108AF LM108AH	OP ANP LIN OP ANP LIN OP AMP OP ANP LIN OP AMP	M38510/101045GC JM38510/101045HA 5962012351304 JM38510/101045HA JM38510/101045GA		DELTA 10S DELTA VOS	250 nA -0.3 mV		

													•												THE TT JSN M			M NSC TO PHI											
DATE:01-14-1991	REMARKS3														V=+/- IS V, KS=SV UMBS Kad Hard special part by MSC.		د		= IO OR LAUNCH USE UNLY						PRELIM MAY NEED TO SMITCH FROM NSC 10 PM			PRELIM MAY NEED TO SWITCH FROM NSC TO PMI								SUBS. FOR LMIII BY NSC			
PAGE: 17	CONDITIONS													**************************************	V=+/- 13 V, KS=30 UM	\ CI -/+ = \	- -	7, -13 V, KI		VCC = +/-15 V,					V +/- = 15 V	V +/- = 15 V	V +/- = 15 V												
TINGS	DERATING	8.9 nA	15 nA	-18 nA	-0.85@x/	14 nA	63. nA	-35 nA	1.50 1	20 nA	97 nA	-57 nA		== 	× × × · · ·	30 nA	120 14 4.00			1.6 a V	-20 nA	2.5	56 nA		5 B V	100 nA	1 uA	50 ₽ V	500 nA	Z uA						0.7 mV	E .		
DMSP 503/NSUS RADIATION DERATINGS RAD	PARAMETER '	DELTA IR+	DELTA 18-	DELTA 10S	DELTA VOS	DELTA IB+	DELTA 18-	DELTA 10S	DELTA VOS	DELTA IB+		DELTA 10S		DEI TA UNC	DELTA TOG	DELTA TR		volit	7001	DEL I A VUS	DELTA I BIAS	DELTA VOS	DELTA I BIAS		DELTA VOS	DELTA 10S	DELTA 18	DELTA VOS		VEL!A 18						DELTA VOS			
SP 503/NSI Rad	LEVEL	0.1			1.5				7					•	,				· -	-		М			-			r.							•	1.5			
¥Q	PART NUMBER												3%6201233127/ JM78510710104665	2001/14/1/2001				5942012351278	3405450-001	100-00010010				34072840-001 A	JM38510/1030456A					5942012351280	JM38510/1030456A	M38510/1030456C	49869-9716-5111	JH38510/1030456A	JM38510/1030456C				
	DESCRIPTION											60	OP AND	Ē				SV RFGIII ATOR	0370 1 103 1 100	ימרו ומרומשבט				VOLT FOLLOWER	VOLT COMPARATOR				. •	VOIT COMPARATOR	VOLT COMPARATOR	VOLT COMPARATOR	OP ANP	VOLT COMPARATOR	VULI CUMPARATOR				
	GENERIC	2 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4										1 1 0000	LALVERA	LM108ARH				LM109	10 I M I					LM110H/8838	LMIIIH					# H	LM111H	LHIIIH	LM11H	LMIIH	• ONITE	1111	. /	25	5

			SHO	P SD3/NSI	DMSP 503/NSUS RADIATION DERATINGS	TINGS	PAGE: 18	DATE: 01-14-1991
	GENERIC	DESCRIPTION	PART NUMBER	LEVEL	PARANETER	DERATING	CONDITIONS	REMARKS3
					DELTA IB	-60 nA		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
					DELIA YOU! LUM	() 20 110	1001 = 50 mA	
				9	DELTA VOS	70 BV	A 00 = 1004	
					DELTA 10S	0.7 uA		
					DELTA 18	-0.1 TO +1.0 uA		
					DELTA VOUT LOW	0.08 V	IOUT = 50 mA	
					DELTA ICEX	0.2 mA	VOUT = 50 V	
_					DELTA ISINK	-8 mA	vout = 0.5 v	
	LM117HVH	IC, REG, VOLT	071437-000-001	-	LINE REG.	+/- 30 BV	VIN = 10 -15 V.	
							ILOAD = 100 mA	
					DELTA VOUT	0.21 V	VIN = 10 V,	
							ILOAD = 10 mA	
					DELTA VREF	37.5 mV	VIN = 10 V.	
•							ILOAD = 10 mA	
				-	IABJ	100 uA	VIN = 10 V,	
							ILDAD = 10 BA	
	CM118	LIN OP AMP	JM38510/1010756A	-	DELTA VOS	10 ⋒V	VS = +/- 15 V.	
	٠						RL = 2 KOHMS	
					DELTA 10S	20 nA	VS = +/- 15 V,	
							RL = 2 KOHMS	
					DELTA 1B	200 nA	VS = +/- 15 V.	
							RL = 2 KOHMS	
	LN118	OP AMP	JM38510/1010756A					
	LM124	OUAD OP AMP	JM38510/110055CA	2	DELTA 1S	A mA	V = 30 V	
					DELTA VOS	№ 9	V = 30 V	
•					DELTA 10S	80 nA	V = 30 V	
	•				DELTA +/- IB	350 nA	V = 30 V	
	-				AOL	35 K	V = 30 V	
		-			CMRR	8P 06	V = 30 V	
	- .	-			DELTA 1S	2 mA	V = 30 V	
,		-			DELTA VOS	3 84	V = 30 V	
•					103	40 nA	V = 30 V	
		-			DELTA +/- 18	200 nA	V = 30 V	
					AOL	50 K	V = 30 V	
					CHRR	100 dB	V = 30 V	
	LM1248CC	LIN QUAD OP AMP	5962012351284					
	10101	רוש מחשע בטוורות	1971CC71A701C	_	VEL IA VUS	10 mV	· VT = 5 V	

		SHO	P 503/NS	DMSP 503/NSUS RADIATION DERATINGS	TINGS	PAGE: 19	DATE:01-14-1991
GENERIC GENERIC	DESCRIPTION	PART NUMBER	RAD LEVEL	PARAMETER	DERATING	OPERATING CONDITIONS	REMARKS3
				DELTA 10S	100 nA		
بد سط ساورو				DELTA IB	400 nA		
			2	SUPPLY CURRENT	2 mA	VI = 5 V,	
						RLOAD = OPEN	
				V OFFSET RS	4.4 mV	VI = 5 V, V0 = 1.4 V	
		4		I (OFFSET)	100 nA	VI = 5 V	
				1(BIAS)	477 nA	VI = 5 V	
				AOL	50 V / BV	VI = 15 V.	
and the second						RLOAD = 15 KOHNS	
				VOUT (LOW)	0.4 V	VI = 5 V. ISINK = 3 mA	
P						VIN(DIFF) = -1 VDC	
, LN139	QUAD COMP	JM38510/112015CA					
LM139AF	VOLT AMP	34054653-001		•			
LM139AJ/883B	VOLT ANP	34072841-001 A	,				
LM139F	OUAD COMPARATOR	M38510/11201SDA					
LM140LAH-15	IC, REG, VOLT	97020-ESD-103	5	DELTA YOUT	0.1 V	VD = +/-10 V,	
and.						VIN = 18 - 30 V.	
	,					IDUT = 0.1 A	
	;-			DELTA 18	-0.6 mA	VD = +/- 10 V,	
· .:		•				VIN = 18 - 30 V.	
T-0				•		IOUT = 0.1 A	
gerbin.				DELTA LINE REG	№ 09	VD = +/- 10 V	
	•					VIN = 18 - 30 V.	
: ž –						IOUT = 0.1 A	
en di				DELTA LOAD REG	20 8V	IO = 5 to 100 mA	
1,5% <u>L</u>				RIP REJ	-12 08	f = 120 HZ	
LAISBAH	DUAL OF AMP	2613157-1		DELTA VOS	4.7 aV	VCC = 30 V	
#5	•			DELTA 10S	5 nA		
- من ابر مدسود				DELTA 18	30 nA		
LM158AH	DUAL OP AMP	34050978-001			i		
H(7/H)	VULI KEBULATUK	2462012351242	<u>.</u>		2 %	VIN = 12 V, IC = 1 mA	
-					25 ⋒V	VIN = 12-15V, IL = 1mA	
,				DELTA LOAD REG	25 aV	VIN = 12,VIL = 1-50 mA	
LN723H	VOLT REGULATOR	JM38510/1020151A					
LN741	OP AMP	JH38510/1010156X	0.75	DELTA VOS	0.4 mV	Input bias	Input bias strongly affects
				DELTA 18+	14 nA	radiation effects.	effects.
				DELTA IB-	25 nA		
				DELTA 10S	10 nA		

ر در در دیار در در دیار در د		ISHO	P 503/NSU	DHSP 503/NSUS RADIATION DERATINGS	LINES	PAGE: 20	DATE:01-14-1991
61. ed 2.	•	1	RAD			DPERATING	
SENERIC	DESCRIPTION	PART NUMBER	LEVEL	PARAMETER	DERATING	CONDITIONS	REMARKS3
<u> </u>	-		-	DELTA AOL	-17 dB	+/-15 V	
				DELTA VOS(abs)	2.4 mV	+/-15 V	
**************************************		-		DELTA IB	200 nA	+/-15 V	
· · ·				DELTA 10S(abs)	60 nA	+/-15 V	
			50	DELTA AOL	-40 dB	+/-15 V	OLD DATA,
				DELTA IB	300 nA	+/-15 4	
-				DELTA 105(abs)	150 nA	+/-15 V	
				DELTA VOS(abs)	40 mV	+/-15 V	
LN741	OP AMP	317939 JM38510/10101960					
LM747AH	DUAL OP AMP	JM38510/1010251A	0.5	DELTA VOS	-10 mV	VCC = +15 V, 0 V;	Fails between 0.5 and
X						DELTA VIN = 0	1.0 rad levels.
ارامه ارامه ارامه ارامه ار				DELTA ·I(+)BIAS	70 nA		
-Briss o				DELTA I(-)BIAS	110 nA		
				DELTA I OFFSET	30 nA		
7 LN747H	DUAL OP AMP	JM38510/1010251A					
UNCTANT INTO CO.	ZANG DI DI LIN I NOIL	•					875191.
# MA42141	MICROWAVE			ALL	NEGLIGIBLE EFFECT		
1. MM24C906	CNOS BUFFER	2613171-1	-	ALL	SEE REMARKS3		PARTS BY NSC ARE SOFT. SEE
		-	,	:			Ŧ
I rino4CY06	CHUS BUFFER		1 -1	ALL	10 % CHANGE		MICREL RAD HARD PART
MR 70097	TRI-STATE DRIVER	2613169-1	1 0	ALL	SEE REMARKS3		PARTS BY NSC ARE SOFT. SEE
			1				DERATING FOR RAD HARD MICREL PART.
J MM70C97	TRI-STATE DRIVER		رما ما	ALL	10 % CHANGE		MICREL RAD HARD PART
F #S556	RF		r.	ALL	NEGLIGIBLE EFFECT		
0P-271	OP AMP, PREC.	2629568-1	1.5	VOS	72 uV	RS = 50 DHMS	PMI Part
*:				DELTA 18	1.7 uA		
<u></u>				105	63 nA		
				AOL	1015 V/mV	RL=2 KOHMS, VO=+/-10 V	
	-		3.0	DELTA 19	3000 nA		
	-			105	150 nA		
				V0S	0.15 aV		
•			9	VOS	80 nV	RS = 50 OHMS	
				DELTA IB	3.5 uA		
-				105	540 nA		
·				AOL	500 V/BV	RL=2 KOHNS, VO=+/-10 V	
0P-02AJ	OP ANP		5	DELTA VOS		50 DAMS	LM74% Substitute
				18	140 nA		
<u> </u>				DELTA 10S	5 nA		
12	`			AOL	25 V / mV	2 KOHMS, VO = +/- 10 V	

		HO	SP 503/NS	DHSP 503/NSUS RADIATION DERATINGS	TINGS	PAGE: 21	DATE:01-14-1991
GENERIC	DESCRIPTION	PART NUMBER	KAD LEVEL	PARANETER .	DERATING	OPERATING CONDITIONS	REMARKS3
			- m	DELTA VOS	0.8 av		
				18	120 nA		
				DELTA 10S	2 nA		
				AOL	40 V/BV	2 KOHMS, VO = +/- 10 V	
		• • •		AOL	200 V/mV	600 DHM, VO = +/- 10 V	
-		•		AOL	100 V/ aV		
10P-14AJ	OP AMP		ī.	DELTA VOS	2.3 ⋒V	50 OHMS LM747 Substitute	titute
				118	80 nA		
وندية				DELTA 10S	b nA		
				ADL	20 V/mV	2 KOHMS, VO = +/- 10 V	
h.			m	DELTA VOS	1 a V	50 DHMS Part	
				18	70 nA		
Co, aug				DELTA 10S	4.5 nA		
2 .5.				AOL	25 V/aV		
			1.5	DELTA VOS	0.5 mV	50 OHMS PMI Part	
				18	50 nA		
	-			DELTA 105	2 nA		
				AOL	40 V/mV	2 KOHMS	
00-02	IC, OP AND	97020-000-084 B	1.2	DELTA VOS	1 8/	VS = +/- 15 V	٠
*****				DELTA 10S	23 nA		
				DELTA 18	80 nA		
				DELTA PSRR	24 uV / V		
				6BWP	-0.2 MHz		
				DELTA SLEWRATE	Sn / A 9.0-		
Sur-1181	AMP, SAMPLE/HULD	2613200-40					
STATION	S/H ARP	2593954-1	m	DELTA VOS	12 aV		
				DELTA 18	0.25 mA		
40-				DELTA SLEW	-7 v / uS		
ار هي. در هي. د				OTRANS	4.3 NC		
	-			DELTA IIL	25 uA		
	-			DELTA 11H	3.3 nA		
٠				DELTA VORDOP	5.3 V	VI = +/+ = NIV	
-				DELTA I DROOP	24 nA	VIN = +/- 5 V	
SN5406J	HEX INVERTER	M38510/00801SCA	.	ALL	NEGLIGIBLE EFFECT		
SNS4LOOM	DUAD NAND GATE	M38510/02004SDB	5	ALL	NEGLIGIBLE EFFECT		
- 5K34L008	DUAU NAMU GATE	M38510/020045DA		;			
CNSAL OZU	ALBIT COUNTED	M38310/02103808	<i>~</i> ·	ACT.	NEGLIGIBLE EFFECT		
SHOTE 758	+-BII COUNIER	MUSZUCZU/UICBCH	n	ALL	NEGL1618LE EFFECT		

		DHS	P 503/NS	DHSP 503/NSUS RADIATION DERATINGS	TINGS	PAGE: 22	DATE:01-14-1991
SENERIC	DESCRIPTION	PART NUMBER	RAD LEVEL	PARAMETER	DERATING	OPERATING CONDITIONS	REMARKS
SN54L95W	4-BIT SHIFT REG		S	ALL	NEBLIGIBLE EFFECT		
SNC54063	HEX INVERTER	3M38510/00801SCA	5	ALL	NEGLIGIBLE EFFECT		
SNH54LS26N-00	LPSTTL BUFF/DRV OC	M38510/32102SDA	S	ALL	NEGLIGIBLE EFFECT		
JA12702	16K SRAM CNOS/SOS	2613802-1	_	ALL	NOT SPECIFIED		NOT AVAILABLE
JA12702	16K SRAM CMOS/SOS	2613802-2		ALL	NOT SPECIFIED		
TA12736	NEU, CNOS SOS LSI	3261412-1		ALL	UNAVAILABLE		NOT AVAILABLE
5UA723	VOLTAGE REGULATOR	49869-9716-5723	-	LOAD REG.		VIN = 15 V.	
ماران						ILOAD = 1 mA to 50 mA	•
				DELTA VOUT	-0.34 X, +11.1 X	VIN = 15 V, 10UT = 1	
UA741A	OP AMP	49869-9716-5741					
ULS-2804H-883	DARLINGTON ARRAY	2629736-1 C	2	DELTA VCE(SAT)	0.05 V	IC = 35 mA	
أراد د				DELTA VCE(SAT)	0.02 V	IC = 212 #A	
	•			DELTA VCE(SAT)	0.02 V	IC = 359 mA	
				DELTA (1/HFE)	0.005	IC = 30 mA	
				DELTA (1/HFE)	0.003	IC = 200 mA	
180	CRYSTAL	3117942	S	DELTA 4/4	20 ppm		
1780	5.12 MHZ CRYSTAL	49835-9716	5	DELTA f	20 HZ	•	
PU120	QUARTZ CRYSTAL	PS0258-8, Rev6			20 pps		
1.PU120	GUARTZ CRYSTAL	PS0258-9, Revb					
PU120	QUARTZ CRYSTAL	PS0258-10, Rev6					
PUIZO	QUARTZ CRYSTAL	PS0258-11, Rev6					

NOTE 1

Explanation of DELTA (1/hFE) Calculations

, S.

of a transistor after exposure to ionizing radiation can be estimated using the following expression: A primary effect of ionizing particulate radiations on bipolar transistors is degradation of forward current gain, hFE. This degradation is dependent upon the initial gain (hFEO), operating point of the transistor and radiation exposure. DELTA (1/hFE) measures the radiation degradation. The hFE

Degraded hFE values should be based on DELTA (1/hFE) values shown for the same collector current value IC as the application. If no data are available at that IC, then values for the next lower IC should be used if IC is below the preexposure gain peak, DELTA (1/hFE) values for the next higher IC should be used. The gain versus IC relation is generally in

0TE 2

CMOS parts in this CD4000BX/YYR family are sensitive to ionization damage. In addition to the larger quiescent currents (at 18V) shown here, TPLH and TPHL increase as shown below. Also VTN can have a minimum value of 0.3V, VTP can have a maximum value of 2.8V and the delta VT's can be 1.4V maximum. The VT changes may effect non-standard parameters shown in the current Harris Hi-Rel 1990 catalog. When R is replaced by H as the final part number suffix, the part has a nominal Rad level capability of 10 (ten) and the IDD derating is unchanged. IDD values can be assumed as linear with VDD.

LOAD	
S	
2.5	
ч	

RAD LEVE

%, compared to typical preradiation value. Delta Propagation Delay,

<50pF, 200Kohm
80 25
50 15
20 8
VDD = 5V VDD = 10V

OTE 3

Hardness assured by vendor (RCA), per part specification.

NOTE 4

Typical values assumed to be 50% of maximum 25°C value. Tentative and subject to revision.